Little Indian may refer to Little Indian, Illinois , an unincorporated community Little Indian River Michigan See also Endianness for the computer term Little endian Ten Little Indians disambiguation Disambig ... more details
Date In Cyprus the all numeric form for dates is in the little endianness order of day month year . Years can be written with 2 or 4 digits. For example, either 24 5 2004 or 24 5 04. Time The 12 hour notation is used in verbal communication, but the 24 hour format is also used along with the 12 hour notation in writing. The minutes are usually written with two digits the hour numbers are written without a leading zero. Europe topic Date and time notation in Category Time in Cyprus Category Date and time representation by country Cyprus cyprus stub ... more details
In Greece the all numeric form for dates is in the little endianness order of day month year . Years can be written with 2 or 4 digits. For example, either 24 5 2004 or 24 5 04. The 12 hour notation is used in verbal communication, but the 24 hour format is also used along with the 12 hour notation in writing. The minutes are usually written with two digits the hour numbers are written without a leading zero. Europe topic Date and time notation in Category Time in Greece Category Date and time representation by country Greece greece stub ... more details
Infobox CPU architecture name S core designer Sunplus Technology bits 32 16 bit introduced 2005 version design RISC type encoding branching endianness Little page size extensions open registers gpr fpr S core is a hybrid 32 16 bit instruction set architecture by Sunplus Technology . It is supported by the Linux kernel since version 2.6.32 ref http kernelnewbies.org Linux 2 6 32 head f6b625129eeabb3868b46a164a1d2ad569813cc7 ref . The microarchitecture features Advanced Microcontroller Bus Architecture AMBA support and includes SJTAG for In circuit emulator In circuit emulation . It is implemented on the Sunplus SPG290 system on a chip SoC . See also Comparison of CPU architectures List of instruction sets References reflist External links http www.sunplus.com products S 2Bcore.asp RISC based processor architectures Category Instruction set architectures ... more details
Infobox CPU architecture name M32R designer Renesas Technology bits 32 introduced 1997 version design RISC type encoding Fixed, 16 or 32 bit branching endianness Bi extensions open registers 16 32 bit integer registers The M32R is a 32 bit Reduced instruction set computer RISC instruction set architecture ISA developed by Mitsubishi for embedded microprocessor s and microcontroller s. The ISA is now owned by Renesas Electronics Corporation , and the company designs and fabricates M32R implementations. M32R processors are used in embedded system s such as Engine Control Units, digital camera s and PDAs. The ISA is supported by Linux and the GNU Compiler Collection . External links http www.renesas.com products mpumcu m32r index.jsp M32R homepage http www.linux m32r.org Linux M32R homepage http www.cqpub.co.jp eda blanca Interface CQ Publishing Co.,Ltd. compu hardware stub RISC based processor architectures Category 1997 introductions Category Instruction set architectures ja M32R ... more details
Unreferenced stub auto yes date December 2009 An Interoperable Object Reference IOR is a CORBA or RMI IIOP Reference computer science reference that uniquely identified an object computer science object on a remote CORBA server. IORs can be transmitted in binary over TCP IP via the General Inter ORB Protocol the encoding may be endianness big endian or little endian , or serialized into a string of hexadecimal digits prefixed by the string code IOR code to facilitate transport by non CORBA mechanisms such as HTTP , File Transfer Protocol FTP , and e mail . The internal structure of an IOR may contain multiple components. Each component is identified by its integer code and has its own binary format. The codes are assigned by the Object Management Group . The typical IOR normally contains the IP address of the remote host, the number of the remote port on that the CORBA server is listening, a string defining the class of the remote object on which the methods will be invoked, and the object key that is used by the server ORB to identify the object. It is possible to register special objects IOR interceptors that can add the needed specific components to the IOR being created by the particular Object Request Broker ORB . Category Common Object Request Broker Architecture Compu network stub de Interoperable Object Reference lt Nuotolinio objekto adresas ja Interoperable Object Reference ru IOR ... more details
Orphan date September 2011 For the grid computing middleware , see UNICORE . Infobox CPU architecture name Unicore designer Microprocessor Research and Development Center bits 32 16 bit introduced 1999 version design RISC type encoding branching endianness page size extensions open registers gpr fpr Unicore is the name of a computer instruction set architecture designed by Microprocessor Research and Development Center MPRC of Peking University in the People s Republic of China PRC . The computer built on this architecture is called the Unity 863 . ref cite web url http mprc.pku.cn eng intro.html title Introduction to MPRC publisher Microprocessor Research and Develop Center, Peking University ref The CPU is integrated into a fully functional SoC to make a PC like system. ref cite web url http jcst.ict.ac.cn 8080 jcst EN abstract abstract9222.shtml abstract tab content title Research Progress of UniCore CPUs and PKUnity SoCs ref It is supported by the Linux kernel as of version 2.6.39. ref cite web url https lkml.org lkml 2011 3 29 351 title Merge window closed 2.6.39 rc1 out publisher Linus Torvalds ref References references Category Instruction processing Category Instruction set architectures compu stub ... more details
Posh is a software Software framework framework used in cross platform software Computer programming development . It was created by Brian Hook . It s BSD license d and currently at Software versioning version 1.3.002. The Posh software framework provides a header file and an optional C programming language C source file. Posh does not provide alternatives where a host Platform computing platform does not offer a feature, but informs through C preprocessor preprocessor Macro computer science macros what s supported and what not. It sets macros to assist in compiling with various compiler s such as GNU Compiler Collection GCC , Visual C MSVC and Watcom C compiler OpenWatcom , and different host endianness es. In its simplest form, only a single header file is required. In the optional C source file, there are Subroutine functions for byte swapping and in memory Serialization serialisation deserialisation . Brian Hook also created Simple Audio Library SAL Simple Audio Library that utilises Posh. Both are featured in his book Write Portable Code . Posh is also used in Ferret search library Ferret and Vega Strike Vega Strike . See also libslack Simple DirectMedia Layer External links http poshlib.hookatooka.com Poshlib Official website username guest, password guest123 http www.bookofhook.com poshlib POSH The Portable Open Source Harness Doxygen documentation http www.bookofhook.com sal Simple Audio Library Category Computer libraries compu prog stub ... more details
In computing , bit numbering or sometimes bit endianness is the convention used to identify the bit positions in a Binary numeral system binary number or a container for such a value. The bit number starts with zero and is incremented by one for each subsequent bit position. LSB 0 bit numbering Image Lsb0.svg thumb 300px right LSB 0 A container for 8 bit binary number with the highlighted least significant bit assigned the bit number 0 When the bit numbering starts at zero for the least significant bit the numbering scheme is called LSB 0 . ref cite book author Langdon, Glen G. title Computer Design publisher Computeach Press Inc year 1982 isbn 0 9607864 0 6 page 52 ref This bit numbering method has the advantage that for any Integral data type Common integral data types unsigned integral data type the value of the number can be calculated by using Positional notation Exponentiation exponentiation with the bit number and a Radix base of 2. MSB 0 bit numbering Image Msb0.svg thumb 300px right MSB 0 A container for 8 bit binary number with the highlighted most significant bit assigned the bit number 0 Similarly, when the bit numbering starts at zero for the most significant bit the numbering scheme is called MSB 0 . Other ALGOL 68 s elem operator is effectively MSB 1 bit numbering as the bits are numbered from left to right with the first bit bits elem 1 being the most significant bit and the expression bits elem bits width giving the least significant bit . Similarly when bits are coerced cast to an array of Boolean bool bits the first element of this array bits lwb bits is again the most significant bit . Usage endianness Little endian CPUs usually employ LSB 0 bit numbering, however both bit numbering conventions can be seen in endianness big endian machines. Some architectures like SPARC and Motorola 68000 use LSB 0 bit numbering, while S 390 , PowerPC and PA RISC use ... 10.1145 181492.181493 ref See also Endianness Integer computer science Integer Binary numeral system ... more details
B sub 0 sub is endianness the least significant . The VLQ octets are arranged endianness most significant ... is the position of the VLQ octet where C sub 0 sub is endianness the least significant . The VLQ octets are arranged endianness most significant first in a stream. Any consecutive VLQ octet follows ... more details
The acronym SEX written in capital letters redirects here. For other meanings, see Sex disambiguation . In computing, the SEX assembly language mnemonic has often been used for the code Sign EXtend code machine instruction set instruction found in the Motorola 6809. A computer s or CPU s sex can also mean the endianness of the computer architecture used. ref For hardware, the Jargon File also reports the less common expression byte sex http catb.org jargon html B byte sex.html . It is unclear whether this terminology is also used when more than two orderings are possible. Similarly, the manual for the ORCA M Assembly language Assembler assembler refers to a field indicating the order of the bytes in a number field as code NUMSEX code , and the Mac OS X operating system refers to byte sex in its compiler tools http web.mit.edu darwin src modules cctools libstuff arch.c . ref x86 computers do not have the same byte sex , ref The http catb.org jargon html B bytesexual.html Jargon http catb.org jargon html B byte sex.html file ref as HC11 computers, for example. Functions are sometimes needed ref http beej.us guide bgnet output html singlepage bgnet.html htonsman htons , htonl , ntohs , ntohl ref for computers of different endianness to communicate with each other over the internet, ref The http catb.org jargon html N NUXI problem.html NUXI problem ref as protocols often use big endian byte coding by default. On the RCA 1802 series of microprocessors, the SEX, for code SEt X code , instruction is used to designate which of the machine s sixteen 16 bit registers is to be the X index register. SEX in software rarely used jargon The Three letter acronym TLA SEX has humorously been said to stand for S oftware EX change , meaning copying of software. As file sharing has sometimes spread computer virus es, it has been stated that illicit SEX can transmit viral diseases to your computer. The involvement of FTP servers pub directories in this process has led to the name being e ... more details
refimprove date March 2007 In computing , the most significant bit msb , also called the high order bit is the bit position in a Binary numeral system binary number having the greatest value. The msb is sometimes referred to as the left most bit due to the convention in positional notation of writing more significant digits further to the left. The msb can also correspond to the sign bit sign of a signed binary number in one or two s complement notation. 1 meaning negative and 0 meaning positive. It is common to assign each bit a position number, ranging from zero to N 1, where N is the number of bits in the binary representation used. Normally, this is simply the exponent for the corresponding bit weight in base 2 such as in code 2 sup 31 sup ..2 sup 0 sup code . Although a few CPU manufacturers assign bit numbering bit numbers the opposite way which is not the same as different endianness , the msb unambiguously remain the most significant bit. This may be one of the reasons why the term msb is often used instead of a bit number, although the primary reason is probably that different number representations use different numbers of bits. By extension, the most significant bits plural are the bits closest to, and including, the msb. Image Most significant bit.svg thumb 280px right The unsigned binary numeral system binary representation of decimal 149, with the msb highlighted. The msb in an 8 bit binary number represents a value of 128 decimal. The lsb represents a value of 1. Other uses MSB , in all capitals, can also stand for most significant byte . The meaning is parallel to the above it is the byte or Octet 28computing 29 octet in that position of a multi byte number which has the greatest potential value. See also Least significant bit Binary numeral system Signed number representations Two s complement Bit numbering Endianness Category Binary arithmetic ar bn ca Bit m s significatiu cs Nejv znamn j bit de Bitwert ... more details
Orphan date February 2009 Wikify date May 2012 cleanup date May 2012 refimprove date May 2012 Synchsafe integer s appear in ID3 tag s that are attached to an MP3 file. An ID3 tag ref name id3 2 4 0 cite web url http www.id3.org id3v2.4.0 structure.txt title ID3 tag version 2.4.0 Main Structure ref encodes several blocks of data. Some blocks containing metadata about the content of the file are variable in length and are encoded as synchsafe integers to distinguish them from data in other blocks. In a synchsafe integer, the most significant bit of each byte is zero, making seven bits out of eight available. So, for example, a 32 bit synchsafe integer can only store 28 bits of information. Examples 11111111 is encoded as a 16 bit synchsafe integer 00000001 01111111 . 11111111 11111111 is encoded as a 24 bit synchsafe integer 00000011 01111111 01111111 . The ID3 specifications require that multibyte numbers such as these be stored in Endianness big endian order, ref name id3 2 4 0 so the bytes will be ordered exactly as laid out in the examples above. C C code to decode Synchsafe encoded values source lang cpp int synchsafe int in int out, mask 0x7F while mask 0x7FFFFFFF out in & mask out 1 out in & mask mask mask 1 8 1 in out return out int unsynchsafe int in int out 0, mask 0x7F000000 while mask out 1 out in & mask mask 8 return out source References references Category Computer file formats ... more details
Contradict date February 2010 misleading The LNX Code 8 is the central processor chip used in the Elonex ONE range of notebook computers announced in early 2008. Sometimes the CPU is called XBurst . It is described in the company s product announcement ref http www.elonexone.co.uk overview.html Hardware specifications on ElonexOne site ref as a Mobile 300MHz processor . The exact technical specifications are not known but the publicly available chip to which the LNX Code 8 specifications correspond most closely is the DM&P vortex86 Vortex86SX Embedded System on Chip, containing a Intel 80486 486 compatible processor without a floating point unit. The Elonex ONEt uses a different, RISC based processor. The design is a 32 bit 0.18 m ref name ingenic cn pfCustomPage theinquirer Me, 06 August 2008 Endianness little endian MIPS architecture MIPS Single Instruction Multiple Data SIMD ref name ingenic cn pfCustomPage cite web title Ingenic Semiconductor Co.,Ltd. XBurst CPU url http www.ingenic.cn eng productServ XBurst pfCustomPage.aspx 090515 ingenic.cn ref alike instruction set theinquirer Simon Farnsworth, 06 August 2008 ref name theinquirer net maplin flogs mystery minibook cite web title Maplin flogs mystery minibook The Inquirer url http www.theinquirer.net inquirer news 1041538 maplin flogs mystery minibook 090515 theinquirer.net ref that uses Pipeline computing pipeline technology. ref name ingenic cn pfCustomPage and has 128 kiB CPU cache cache . theinquirer ropod, 17 August 2008 Manufactured by theinquirer Su, 06 August 2008 Chempros Limited. Compatible with the mipsel architecture in Linux . ref name ingenic cn Linux cite web title Ingenic Semiconductor Co.,Ltd. Linux url http www.ingenic.cn eng productServ kfyd Linux pfCustomPage.aspx 090515 ingenic.cn ref http chempros.manufacturer.globalsources.com si 6008825269924 Homepage.htm Chempros Limited Unit 929, International Mayor Communication Center P.O. Box 518053 Shenzhen, Guangdong China mainland 518 ... more details
Infobox CPU architecture name GE 400 designer General Electric bits 24 introduced 1964 design CISC type Register Memory br Memory Memory encoding Fixed branching Condition indicators br Compare and branch endianness extensions open registers Accumulator br 6 index registers in memory gpr none fpr none The GE 400 series were Time sharing Information Systems computers by General Electric introduced in 1964 and shipped until 1968. System description The GE 400 series came in three models 415, 425, and 435. GE 400 systems had a word length of 24 bit 24 bits which could contain binary data, 4 6 bit binary coded decimal BCD characters, or 4 signed decimal digits. GE 400 systems could have up to 32768 words 132K characters of core memory with a cycle time of 2.7 microseconds 435 or 5.1 microseconds 425 . The systems supported up to eight Channel I O channels for input output. Unique features GE 400 systems featured a variable length, relocatable accumulator ref cite book last General Electric Company title GE 425 435 Reference Manual year 1963 pages 1 12 1 13 url http www.bitsavers.org pdf ge GE 4xx CPB 320 GE425 435 RefMan Dec63.pdf ref which could be set programmatically to a length of one to four words and relocated to overlay any four adjacent locations in memory modulo four . The accumulator can be moved to the data to be processed, rather than moving the data. Successor systems The 400 series was succeeded by the incompatible 36 bit GE 600 series . References Reflist External links http www.computerhistory.org collections accession 102646147 http febcm.club.fr english chronoa5.htm http www.feb patrimoine.com PROJET ge400 ge 400.htm http www.histoireinform.com Histoire infos2 chr4infd.htm Le Mus e Bull Belgique Luxembourg GE 400 in French compu stub Category Mainframe computers Category Transistorized computers ... more details
of 00, 01, 02 and 03 records. The data field endianness may be byte swapped. I32HEX or INTEL 32 ... field endianness may be byte swapped. Beware Byte swapped data might be more confusing. It is possible ... more details
tt files have various fields with different endianness , so an implementor of the file formats must be very careful to respect the endianness of each field and treat it properly. Shapefiles deal with coordinates ... by eight 8 byte Double precision double signed floating point fields class wikitable Bytes Type Endianness ... Type Endianness Usage 0 3 int32 big Record number 1 based 4 7 int32 big Record length in 16 bit words Following the record header is the actual record class wikitable Bytes Type Endianness Usage 0 3 ... records which consist of the following two fields class wikitable Bytes Type Endianness Usage 0 3 ... more details
SWEET16 is an interpreted byte code language invented by Steve Wozniak and implemented as part of the Integer BASIC read only memory ROM in the Apple II series of computers. It was created because Wozniak needed to manipulate 16 bit pointer computer programming pointer data in his implementation of BASIC , and the Apple II family Apple II was an 8 bit computer. ref name byte nov77 cite journal url http amigan.1emu.net kolsen programming sweet16.html title SWEET16 The 6502 Dream Machine first Stephen last Wozniak authorlink Steve Wozniak work Byte magazine Byte month November year 1977 accessdate 2011 01 05 ref SWEET16 code is executed as if it were running on a 16 bit central processing unit processor with sixteen internal 16 bit endianness little endian processor register registers , named tt tt R0 tt tt through tt tt R15 tt tt . Some registers have well defined functions ref name byte nov77 tt R0 tt is the accumulator computing accumulator . tt R12 tt is the subroutine stack pointer . tt R13 tt stores the result of all comparison operations for branch computer science branch testing. tt R14 tt is the status register . tt R15 tt is the program counter . The 16 virtual registers, 32 bytes in total, are located in the zero page of the Apple II s real, physical memory map at 00 1F , with values stored as low byte followed by high byte. ref name byte nov77 The SWEET16 interpreter itself is located from F689 to F7FC in the Integer BASIC ROM. According to Wozniak, the SWEET16 implementation is a model of frugal Computer programming coding , taking up only about 300 byte s in memory. citation needed date January 2010 SWEET16 runs about one tenth the speed of the equivalent native MOS Technology 6502 6502 code. ref name byte nov77 See also Lazer s Interactive Symbolic Assembler &mdash an Apple II assembler Bytecode Compiler interpreter computer software Interpreter Interpreted language Joel McCormack Microsoft P Code Run time system Threaded code Token threading Token thre ... more details
for three cores triple core Infobox CPU architecture name TriCore designer Infineon Infineon Technologies AG bits 32 bit introduced 1999 version 2 design RISC type Load store architecture Load store endianness Little for data memory an CPU registers open No registers 16 AddrReg, 16 DataReg, PCXI, PSW, PC TriCore ref http www.infineon.com cms en product microcontrollers 32 bit channel.html?channel ff80808112ab681d0112ab6b64b50805 . Homepage of Infineon s TriCore ref is a 32 bit microcontroller architecture from Infineon . It unites the elements of a RISC processor core, a microcontroller and a Digital signal processor DSP in one Chip carrier chip package . History and background In 1999, Infineon launched the first generation of AUDO Automotive unified processor which is based on what the company describes as a 32 bit unified RISC MCU Digital signal processing DSP microcontroller CPU core , called TriCore, which is as of 2011 on its fourth generation, called AUDO MAX version 1.6 . TriCore is a heterogeneous, asymmetric dual core architecture with a peripheral control processor that enables user modes and core system protection. Infineon s AUDO families ref http www.infineon.com cms en product channel.html?channel db3a304326dfb1300126fb4d072b3f2b . Infineon s AUDO families ref targets gasoline and diesel engine management systems, applications in hybrid vehicle hybrid and electric vehicles as well as transmission, active and passive safety and chassis applications. It also targets industrial applications, e.g. optimized motor control applications and signal processing. Different models offer different combinations of memories, peripheral sets, frequencies, temperatures and packaging. Infineon also offers software claimed to help manufacturers meet SIL ASIL ref http www.infineon.com cms en product channel.html?channel db3a30432a14dd54012a32970e14028f . Infineon s PRO SIL SafeTcore ref safety standards. All members of the AUDO family are binary compatible and share the ... more details
DTED or Digital Terrain Elevation Data is a standard of digital datasets which consists of a matrix of terrain elevation values. This standard was originally developed in the 1970s to support aircraft radar simulation and prediction. Terrain elevations are described as the height above the EGM96 Earth Gravitational Model 1996 EGM96 geoid , not the World Geodetic System WGS84 reference ellipsoid ref http dl.acm.org citation.cfm?id 1639931&dl ACM&coll DL&CFID 61818513&CFTOKEN 86261749 ref . DTED supports many applications, including Line of sight gaming line of sight analyses, terrain profiling, 3 D terrain Scientific visualization visualization , mission planning rehearsal, and Scientific modeling modeling and simulation . DTED is a standard National Geospatial Intelligence Agency NGA product that provides medium resolution, quantitative data in a digital format for military system applications that require terrain elevation. The DTED format for level 0, 1 and 2 is described in U.S. Military Specification Digital Terrain Elevation Data DTED MIL PRF 89020B , and amongst other parameters describes the resolution for each level Level 0 has a post spacing of ca. 900 meters. Level 1 has a post spacing of ca. 90 meters. Level 2 has a post spacing of ca. 30 meters. The precise spacing is defined by dividing the world into zones based on latitude, and is given in the following tables class wikitable Zone latitude I 0 50 North South II 50 70 North South III 70 75 North South IV 75 80 North South V 80 90 North South class wikitable level 0 arc secs level 1 arc secs level 2 arc secs latitude spacing 30 3 1 zone I longitude spacing 30 3 1 zone II longitude spacing 60 6 2 zone III longitude spacing 90 9 3 zone IV longitude spacing 120 12 4 zone V longitude spacing 180 18 6 In addition three more levels 3, 4 and 5 at increasing resolution have been proposed, but not yet standardized. DTED data is stored in a Endianness big endian format where negative numbers are Signed number rep ... more details
lowercase libsndfile Infobox software name libsndfile developer Erik de Castro Lopo latest release version 1.0.25 latest release date start date and age 2011 7 13 programming language C programming language C operating system Cross platform genre Sound Library computing library license GNU Lesser General Public License website http www.mega nerd.com libsndfile libsndfile is a widely used ref http www.mega nerd.com erikd Blog CodeHacking libsndfile ten years.html ref ref name adobe http www.adobe.com products eula third party pdfs audition for mac thirdpartynotices.pdf Adobe Audition CS5.5 Third Party Legal Notices ref C programming language C library written by Erik de Castro Lopo for reading and writing audio files ref name site top http www.mega nerd.com libsndfile libsndfile ref . It supports a wide variety of audio encoding s and sound file format s and will convert automatically from one to another ref name site top . It allows the programmer to ignore many details, such as endianness . In addition to the library itself, the package provides command line programs for converting one format to another sndfile convert , for playing audio files sndfile play , and for obtaining information about the contents of an audio file sndfile info . libsndfile is available for Unix like systems, including Linux and Mac OS X , and for Microsoft Windows ref name site top . It is licensed under the GNU Lesser General Public License ref http www.mega nerd.com libsndfile Licensing libsndfile Licensing ref . libsndfile is used, for example, by audio editing software such as Audacity and Adobe Audition ref name adobe and the MP3 encoder LAME ref http lame.cvs.sourceforge.net viewvc lame lame doc html history.html LAME changelog ref . See also Portal Free software Pulse code modulation WAV AIFF References references External links http www.mega nerd.com libsndfile Official website http tontonth.free.fr libsound77.html Fortran77 interface http www.mega nerd.com SRC Secret Rabbit Code ... more details
Encyclopedia
top
