Unreferenced date March 2009 FPGA prototyping , sometimes also referred to as ASIC prototyping or System on a chip SoC prototyping is the method to prototype SoC and ASIC design on FPGA for hardware verification and validation verification and early software development. Verification methods for hardware design as well as early software and firmware co design have become mainstream. Prototyping SoC and ASIC design on FPGA has become a good method to do this. Reason why Prototyping is important Running a SoC design on FPGA prototype is a reliable way to ensure that it is functionally correct. This is compared to designers only relying on software simulations to verify that their hardware design is sound. Simulation speed and modeling accuracy limitations hinder See also FPGA Prototype External links http www.gidel.com GiDEL Official Site http www.s2cinc.com S2cinc Official Site http www.dinigroup.com DINI GROUP Official Site DEFAULTSORT Fpga Prototype Category Gate arrays ... more details
FMC FPGA Mezzanine Card is an ANSI standard library ANSI VITA standard http www.vita.com home Specification Specifications.html ANSI VITA 57.1 2008 that defines I O mezzanine modules with connection to an FPGA or other device with reconfigurable I O capability. The low profile design allows use on popular industry standard slot card, blade and low profile motherboard form factor s. The compact size is highly adaptable to many configuration needs and compliments existing common low profile mezzanine technology. The FMC specification defines ref name FMC http www.VITA.com fmc.html FMC Marketing Alliance ref IO mezzanine modules, which connect to carrier cards Low profile design allows use on popular industry standard slot card, blade and motherboard form factors, including VME, VPX, CompactPCI, AdvancedTCA, MicroTCA, PCI, PXI, and many other low profile motherboards. The compact size is highly adaptable to many configuration needs and compliments existing common low profile mezzanine technology such as PMC, XMC, and AMC. A high speed connector family of connectors for IO mezzanine modules Supporting up to 10 Gb s transmission with adaptively equalized I O Supporting single ended and differential signaling up to 2 Gb s Numerous I O available The electrical connectivity of the IO mezzanine module high speed connector Supporting a wide range of signaling standards System configurable I O functionality FPGA intimacy The mechanical properties of the IO mezzanine module Minimal size Scalable from low end to high performance applications Conduction and ruggedized support The FMC specification has two defined sizes that are referred to as a single width, and a double width module. The single width module has a width of 69mm and the double width module has a width of 139mm. The depth of both is 76.5mm. The FMC mezzanine module uses a high pin count 400 pin high speed array connector ... http www.xilinx.com products boards kits fmc.htm FPGA Mezzanine Card FMC Standard by Xilinx Categories ... more details
Orphan date February 2009 A Field Upgradeable Systems Environment FUSE is a reconfigurable computing reconfigurable computer operating system which provides a consistent and easy to use high level Interface computer science interface to FPGA based reconfigurable computing products. http www.nallatech.com Nallatech originally developed http www.nallatech.com ?node id 1.2.2&id 17 FUSE and now licence it out or supply it with FPGA hardware. Category Proprietary operating systems operating system stub ... more details
orphan date September 2008 Structured ASIC is an intermediate technology between ASIC and FPGA , offering high performance, a characteristic of ASIC, and low Non recurring engineering NRE cost, a characteristic of FPGA. Using Structured ASIC allows products to be introduced quickly to market, to have lower cost and to be designed with ease. In a FPGA, interconnects and logic blocks are programmable after fabrication, offering high flexibility of design and ease of debugging in prototyping. However, the capability of FPGAs to implement large circuits is limited, in both size and speed, due to complexity in programmable routing, and significant space occupied by programming elements, e.g. SRAMs, MUXes. On the other hand, ASIC design flow is expensive. Every different design needs a complete different set of masks. The Structured ASIC is a solution between these two. It has basically the same structure as a FPGA, but being mask programmable instead of field programmable, by configuring one or several via layers between metal layers. Every SRAM configuration bit can be replaced by a choice of putting a via or not between metal contacts. A number of commercial vendors have introduced structured ASIC products. They have a wide range of configurability, from a single via layer to 6 metal and 6 via layers. Altera s Hardcopy II, eASIC s Nextreme are examples of commercial structured ASICs. References Altera Corp HardCopy II Structured ASICs eASIC Corp Nextreme Structured ASIC Chun Hok Ho et al. Floating Point FPGA Architecture and Modelling Chun Hok Ho et al. DOMAIN SPECIFIC HYBRID FPGA ... Embedded FPGA Fabric Steve Wilton et al. A Synthesizable Datapath Oriented Embedded FPGA Fabric for Silicon ... Rose Design, Layout and Verification of an FPGA using Automated Tools Ian Kuon, Russell Tessier and Jonathan Rose FPGA Architecture Survey and Challenges Ian Kuon and Jonathan Rose Measuring the Gap ... Khye Chai A Highly Compatible Architecture Design for Optimum FPGA to Structured ASIC Migration ... more details
2011 ref LabVIEW must be used to program the embedded FPGA. The real time controller comes with a licensed version of the RTOS VxWorks . The Xilinx FPGA used is programmed using Xilinx s toolchain ... 10 September 2011 ref for VxWorks and hardware description language HDL for the Xilinx FPGA toolchain ... the cRIO. The real time Module and FPGA modules have to be purchased separately and installed ... more details
Orphan date February 2009 SOPC Builder System on a Programmable Chip Builder is software made by Altera that automates connecting soft hardware components to create a complete computer system that runs on any of its various Field programmable gate array FPGA chips. SOPC Builder incorporates a library of pre made components including the flagship Nios II soft processor , memory controller s, interfaces, and peripherals and an interface for incorporating custom ones. Interconnections are made though the Avalon bus . Bus arbitration, bus width matching, and even clock domain crossing are all handled automatically when SOPC Builder generates the system. A GUI is the only thing used to configure the soft hardware components which often have many options and to specify the bus topology . The resulting virtual system can then be connected to the outside world via the FPGA s programmable pins or connected internally to other soft compoments. The FPGA s pins are routed to connectors, such as for PCI or DDR, or as is often the case in embedded systems to other chips mounted on the same PCB. Resource utilization on an FPGA hosting an SOPC Builder system is very modest by modern standards. FPGA devices supporting SOPC systems include almost all Altera FPGAs and even some CPLDs ranging from 5 to 5,000 in price. See also System on a chip SoC System on a chip SoPC SoPC System on Programmable Chip Field programmable gate array FPGA Field programmable gate array reconfigurable computing Soft microprocessor Category Gate arrays ru SOPC Builder ... more details
of FPGA based applications. Impulse C is compatible with standard ANSI C , allowing standard ... accepts a subset of C and generates FPGA hardware in the form of Hardware description language ... programmers to target FPGA devices for C language application acceleration. Impulse C is distinct from standard C in that it provides a parallel programming model for mixed processor and FPGA platforms ... include standard processors along with programmable FPGA hardware. The Impulse C tools include ... technology used to map application elements to hardware via FPGA logic synthesis tools. Programming ... that is partitioned into hardware and software components, or implemented entirely within an FPGA .... On the software side of the application, for example in an embedded FPGA processor, Impulse ..., send status messages or poll for results. For processor to FPGA communications, stream reads and writes can be specified as operations that take advantage of FPGA specific, internal or external ... HDL files. These files are processed by FPGA tools to create FPGA hardware bitmaps. At the heart ... platforms Impulse C supports common FPGA based processing platforms including the Altera Nios II ... more details
Citations missing date July 2010 DIME C is a C to HDL tool developed by Nallatech it is part of their DIMEtalk Design Tools suite. It includes an editor, a compiler and a parallelization visualizer. It supports the majority of ANSI C. It generates VHDL. External links http www.nallatech.com Nallatech http www.nallatech.com index.php FPGA Development Tools dimetalk.html DIMEtalk page on Nallatech s website. http www.cse.clrc.ac.uk disco publications FPGA overview 2.0.pdf Daresbury Labs Overview an overview of flows by Daresbury Labs, includes DIME C. Category Gate arrays Category Electronic design automation software programming software stub ... more details
Refers to total on chip memory available for multi FPGA systems. Auto sequencing memory ASM Anti machine ... at run time. Bitstream The file that configures the FPGA has a .bit extension . The Bitstream gets loaded into an FPGA when ready for execution. Obtained after place and route, final result of the place and route phase. Common Memory A.k.a Shared Memory. Should refer to memory on a multi FPGA board to which all the FPGAs can communicate data to DIRECTLY and is external to the FPGA. Compile Compilation ... loaded on an FPGA. When used loosely, it could also refer to the components chipset making up ... that exactly mimics the clock on the FPGA, records changes in data based on the rising falling edge ... of an ASIC design on FPGA based hardware or a processor based system or in the case of simulation ... HPC FPGA s or Reconfigurable Data Path Array rDPA s characterized by large run times and computing ... should be used purely to describe memory that is external to an FPGA or Reconfigurable Data Path Array rDPA , is attached directly to an FPGA, and is not attached to any other FPGA or device on the board ... with the FPGA or Reconfigurable Data Path Array rDPA . Morphware Another term for Reconfigurable ... and placed components on the FPGA or Reconfigurable Data Path Array rDPA , ending in the creation ... pairs a comventional microprocessor host computer with a reconfigurable co processor, such as an FPGA ... FPGA based architectures eliminate the need for a host processor by providing mechanisms to configure ... devices as co processors. Newer FPGA based architectures eliminate the need for a host processor by providing ... and network interfaces, the device drivers, and so forth. Current FPGA devices allow partial reconfiguration ... in system on chip design. Reconfigurable Device FPGA s, Reconfigurable Data Path Array rDPA s, and any ... may have a fine grained architecture like FPGA s, or a coarse grained architecture like Reconfigurable ... more details
defined boundaries inside the FPGA that require the design to be specially mapped to the internal hardware ... reconfiguration permits to change the part of the device while the rest of an FPGA is still running ... the partial data is sent into the FPGA, the rest of the device is stopped in the shutdown mode ... of FPGA devices from Xilinx module based and difference based . Module based partial reconfiguration .... Such a bit stream is used to perform the partial reconfiguration of an FPGA. Difference based partial ... only information about differences between the current design structure that resides in the FPGA and the new content of an FPGA. There are two ways of difference based reconfiguration known as a front ... bit stream that can be used for a partial reconfiguration of the FPGA. References Reflist External ... Delay in a System with a Xilinx Virtex FPGA It appears in the IEEE Transactions on Instrumentation ... more details
first Kevin authorlink coauthors title SiliconBlue Debuts Low Power FPGAs work FPGA and Structured ... pdf 20080603 newkid.pdf format doi accessdate 2009 03 25 ref ref name FPGA cite web last Maxfield first Clive authorlink coauthors title The first new FPGA fabric in the last 10 years? work Programmable ... advance in FPGA design and will potentially open up new markets to FPGAs where they had not been ... The SiliconBlue iCE65 FPGA family is manufacted by TSMC using 65 nm process ref name TSMC ... ref . The iCE65 FPGAs can be configured similar to other RAM based FPGAs. Optionally, the FPGA can load its configuration from internal Nonvolatile Configuration Memory NVCM . SiliconBlue s FPGA fabric .... Configuration Like other RAM based FPGA, SiliconBlue mobileFPGAs are configured immediately after ... SPI Flash, SPI Slave, with configuration data downloaded to the mobile FPGA by external microcontroller ... JTAG , which is available only on certain package options SiliconBlue iCE65 Ultra Low Power FPGA ... last Clark first Peter authorlink coauthors title FPGA startup aims at the handset work EETimes publisher ... images can be selected coldboot mode , or then at run time reconfiguration can be invoked from the FPGA ... FPGA and Structured ASIC Journal publisher Techfocus Media, Inc. date July 3, 2008 url http www.fpgajournal.com ... fpga SBT FPGA Google group DEFAULTSORT Siliconblue Technologies Category Electronics companies of the United ... more details
dablink For other uses of this term, see Bitstream disambiguation . unreferenced date June 2007 A bitstream or bit stream is a time series or sequence of bit s. A bytestream is a series of byte s, typically of 8 bits each, and can be regarded as a special case of a bitstream. Bitstreams are used extensively in telecommunications and computing for example, the Synchronous Digital Hierarchy SDH communications technology transports synchronous bitstreams, and the Transmission Control Protocol TCP communications protocol transports a byte stream without synchronous timing. Examples The term bitstream is frequently used to describe the configuration data to be loaded into a field programmable gate array FPGA . This usage may have originated based on the common method of configuring the FPGA from a serial bit stream, typically from a serial programmable read only memory PROM or flash memory chip, although most FPGAs also support a byte parallel loading method as well. The detailed format of the bitstream for a particular FPGA chip is usually considered proprietary to the FPGA vendor. In mathematics, several specific sequence mathematics infinite sequences of bits have been studied for their mathematical properties these include the Baum Sweet sequence , Ehrenfeucht Mycielski sequence , Fibonacci word , Kolakoski sequence , regular paperfolding sequence , Rudin Shapiro sequence , and Thue Morse sequence . When a bitstream is captured and stored in a computer storage medium, a computer file is created. See also Elementary stream MPEG Elementary stream Bitstream format Bit stream access Category Binary sequences Category Data transmission Category Reconfigurable computing de Bitstrom ko hu Bitstream pt Fluxo de bits ru th zh ... more details
for School level education board in India National Institute of Open Schooling Nios was Altera s first configurable 16 bit embedded processor for its FPGA product line. For new designs, Altera recommends the 32 bit Nios II . It is now considered obsolete. Citation needed date November 2009 See also LatticeMico8 LatticeMico32 MicroBlaze PicoBlaze Micon P200 Soft microprocessors DEFAULTSORT Nios Embedded Processor Category Soft microprocessors Microcompu stub de Nios fr NIOS ... more details
tile as many soft cores onto an FPGA as will fit. ref http www.embedded.com columns showArticle.jhtml?articleID 192700615 FPGA Architectures from A to Z by Clive Maxfield 2006 ref In those multi core ... that by Jan Gray 2002 ref Jan Gray While many people put exactly one soft microprocessor on a FPGA, a sufficiently large FPGA can hold two or more soft microprocessors, resulting in a multi core processor . The number of soft processors on a single FPGA is only limited by the size of the FPGA. ref http ... FPGA. ref Istv n Vass nyi. Implementing processor arrays on FPGAs . 1998. http www.springerlink.com ... FPGA Design with Network on Chip . http www.design reuse.com articles 21583 processor noc fpga.html ... Modified Harvard Architecture CPU http wiki.altium.com display ADOH Processor based FPGA Design Embedded ... cycle alternative http wiki.altium.com display ADOH Processor based FPGA Design Embedded Design ... EnSilica no AMBA AXI, AHB and APB Configurable as 16 or 32 bit. Supports ASIC and FPGA. http ..., Actel, Altera, Xilinx FPGA http opencores.org project,or1k OR1K pAVR Doru Cuturela yes Atmel ... array FPGA Field programmable gate array Reconfigurable computing References Reflist added above ... cpu cores Soft CPU Cores for FPGA http ews.uiuc.edu pdabrows soft processor comparison.html Detailed Comparison of 12 Soft Microprocessors broken link? http www.fpgacpu.org FPGA CPU News http f cpu.org ... more details
Unreferenced date December 2009 An Erasable programmable logic device EPLD is an integrated circuit that comprises an array of programmable logic device s PLD that do not come pre connected the connections are programmed electrically by the user. See also Complex programmable logic device CPLD Field programmable gate array FPGA Macrocell array Programmable array logic PAL DEFAULTSORT Erasable Programmable Logic Device Category Gate arrays de Erasable Programmable Logic Device ... more details
Virtex FPGA , a series of FPGAs produced by Xilinx Virtex , a series of comic books published by Oktomica Comics Virtex L , otherwise known as sodium dithionite VirTeX, a version of the TeX typesetting system without preloaded macros See also Vertex disambiguation disambig Short pages monitor This long comment was added to the page to prevent it being listed on Special Shortpages. It and the accompanying monitoring template were generated via Template Longcomment. Please do not remove the monitor template without removing the comment as well. ... more details
FPLA may refer to Fair Packaging and Labeling Act a United States law that applies to labels on many consumer products Field programmable logic array a type of semiconductor device better known as field programmable gate array FPGA Popular Liberation Front of Azawad in French Front Populaire de Lib ration de l Azawad a militant rebel group in northern Mali Free piston linear alternator essentially a linear motor used as an electrical generator disambig de FPLA ... more details
T80 or T 80 may refer to T 80 tank , a Soviet Union main battle tank Canon T80 , a 1985 35mm SLR camera Mercedes Benz T80 , a vehicle designed to break the world land speed record Route T80, a T Way bus service operated by Western Sydney Buses and also T 80 light tank, a variant of the WWII Soviet T 70 tank an open source version of Zilog Z80 FPGA and ASIC versions Zilog Z80 computer processor Letter NumberCombDisambig hr T 80 razdvojba ... more details
The PipeRench Reconfigurable Computing Project is a project from the Carnegie Mellon University intended to improve reconfigurable computing systems. It aims to allow Hardware assisted virtualization hardware virtualization through high speed reconfiguration, in order to minimize resource constraints in FPGA s and similar systems. The project has already succeeded in manufacturing a chip and testing it. PipeRench has been licensed by a start up Rapport http www.rapportincorporated.com and is the basis of their KiloCore chip. External links http www.ece.cmu.edu piperench PipeRench official site Category Reconfigurable computing ... more details
Primary sources date October 2009 Infobox image File fitkit.png 128px alt FITkit imagestyle headerstyle background ccf datastyle text align left header1 Hardware label1 MCU data1 MSP430 Texas Instruments label2 FPGA data2 Spartan 3 XC3S50 4PQ208C label3 USB interface data3 FTDI FT2232C header4 I O data4 Audio interface data5 PS2 connectors data6 RS232 connector data8 Keyboard computing Keyboard data10 Line LCD display data11 Expansion connectors label12 License data12 BSD licenses label13 Website data13 http merlin.fit.vutbr.cz FITkit FITkit is a hardware platform used in education process on Brno University of Technology in Czech Republic . FITkit The FITkit contains a low power microcontroller , field programmable gate arrays chip FPGA and a set of peripherals. Utilizing advanced reconfigurable hardware, FITkit may be modified to suit various tasks. The hardware designed in a FPGA can be described by using a prescription in a design entity language the VHDL i.e. VHSIC hardware description language . br Microcontroller software is written in the C programming language C language and compiled using GNU Compiler Collection . FPGA configuration data is synthetized from the VHDL code, using a professional design tools which are also available free of charge. Project It is important that FITkit is used in several courses and it accompanies the student during the studies in both the bachelor s and master s programme. br The knowledge gained in the courses is utilized when solving projects, seminary works and theses. br The FITkit supports strongly the education of hardware and some software oriented courses with the focus on practical tasks. The project is developed as an open source software and open core hardware , under BSD license . Related projects QDevKit , multiplatform development environment for FITkit Linux , BSD and Microsoft Windows operating systems External links http merlin.fit.vutbr.cz FITkit en uvod.html Official website http merlin.fit.vutbr.cz FITkit e ... more details
cite web url http pcdandf.com cms content view 4345 95 title FPGA PCB Co Design Increases Fabrication ... programmable gate array The process of placing and routing for an FPGA is generally not performed by a person, but uses a tool provided by the FPGA Vendor or another software manufacturer. The need for software tools is because of the complexity of the circuitry within the FPGA, and the function the designer wishes to perform. The FPGA is designed using logic diagrams containing both digital logic ... to interface with the parts outside of the FPGA. ref name PCDandF Integrated circuits The IC ... more details
Refimprove date February 2011 Embedded Supercomputing ref cite book title The EFTOS Approach to Dependability in Embedded Supercomputing last Deconinck first Geert last De Florio first Vincenzo last A. Varvarigou first Theodora last AVerentziotis first Evangelos year MARCH 2002 url http ieeexplore.ieee.org stamp stamp.jsp?arnumber 00994916 ref EmbSup a relatively new solution which targets fine grain and cores grain parallelism altogether. This combination thought to be a best way for exploiting fine and Granularity coarse grain parallelism by targeting fine grain parallelism towards Field programmable gate array FPGAs and coarse grained parallelism towards super computers or clusters. Basically Embedded Supercomputing is a hybrid network of CPU and FPGA hardware, where FPGA acts as external Coprocessor co processor to CPU. However, this Parallel programming model programming model still evolving and have many challenges. Programming Model for EmbSup Image Embedded SC.JPG right Embedded Supercomputing References references comp hardware stub Category Supercomputing ... more details
C for execution as FPGA circuits has become a main stream technology. Commercial FPGA C compilers ... description and simulation languages. FPGA based Reconfigurable Computing offerings from industry ... xcell 58 xc pdf p006 008 58 execview.pdf FPGA System Level Tools Category C compilers Category Programming ... more details
, an ARM processor board that communicates with the control FPGA on the CFTP board through a PC 104 ... to the CFTP 1 board, however it utilizes a Xilinx Virtex FPGA Virtex 2 part as the experiment FPGA ... more details
Encyclopedia
top
