The Joint Strategic Survey Committee JSSC was an extraordinary committee of the Joint Chiefs of Staff during World War II that existed from 1942 until 1947. It was one of the most influential planning agencies in the wartime armed forces. ref Mark. A. Stoler, From Continentalism to Globalism General Stanley D. Embick, the Joint Strategic Survey Committee, and thw Military View of American National Policy during the Second World War, Diplomatic History , vol. 6, no. 3 July 1982 , pp. 303 320, quote at p. 307 ref History Members Lieutenant General Stanley D. Embick , U.S. Army, chairman, 1942 Vice Admiral Russell Willson , U.S. Navy, 1942 1945 Vice Admiral Theodore Stark Wilkinson , U.S. Navy, 1946 Major General Muir S. Fairchild , U.S. Army Air Force, 1942 References references Category United States Department of Defense Category Joint Chiefs of Staff ... more details
Infobox Military Unit unit name National Service Regiment image caption dates 1954 1956 country Ceylon branch Ceylon Army type command structure role Reserve Infantry size 1 Battalion, br 1 Detachment current commander current commander label garrison garrison label ceremonial chief ceremonial chief label colonel of the regiment nickname motto colors identification symbol identification symbol label identification symbol 2 march mascot battles notable commanders Lieutenant Colonel Rex De Costa , MBE anniversaries The Ruhunu Regiment was a former Military reserve force of the Ceylon Army . The regiment was raised in 1954 in Galle with a detachment in Matara, Sri Lanka Matara . It was disbanded in 1956 when S.W.R.D. Bandaranaike became prime minister as he considered the unit to be loyal to the opposition. Its personnel made up volunteer units of the Gemunu Watch when it was formed in 1962. Raised along with the Rajarata Rifles , it was one of only three geographically based regiments in the Sri Lanka Army. See also Rex De Costa External links http www.gemunuesra.lk general bull weeratunga remembered.html GENERAL TI WEERATHUNGA VSV ndc jssc Retd REMEMBERED. Sri Lanka Army Regiments Category Disbanded regiments of the Sri Lankan Army Category Infantry regiments of the Sri Lankan Army Category Military units and formations established in 1954 Category Military units and formations disestablished in 1956 mil unit stub ru ... more details
Exponential Technology was a vendor of PowerPC microprocessor s. The company was founded by George Taylor and Jim Blomgren in 1993. The company s plan was to use BiCMOS technology to produce very fast processors for the Apple Computer market. Logic used 3 level ECL circuits single ended for control logic, and differential for datapaths while RAM structures used CMOS. The company was originally named Renaissance Microsystems . Rick Shriner was the CEO . Their chips were manufactured by Hitachi, Ltd. Hitachi . Their product, the Exponential X704 , was advertised to run at 533 MHz, but the first version of the device only ran at about 400 MHz. This lower frequency along with small level one CPU cache caches , produced systems which had good but not stellar performance. This allowed Motorola Apple s traditional processor vendor , to convince the computer maker that Motorola s future roadmap would produce processors with similar performance, hence making it less attractive for Apple to rely on the small startup company for critical technology. Due to Apple s financial problems at the time, Exponential starting marketing the device to Apple Macintosh clone makers such as Power Computing and UMAX . In order to diversify into other markets, a second design team was started under Paul Nixon engineer Paul Nixon in Austin, TX to build a BiCMOS Intel x86 processor. Due to Apple s decision to close off the Macintosh clone market, Exponential ran out of possible customers for their chips. The company closed in 1997, though the Texas design team run by Paul Nixon continued on as EVSX. EVSX changed its name to Intrinsity Intrinsity, Inc. in 2000. ref EVSX Announces Name Change And Technology Focus, http linuxpr.com releases 1885.html Linux PR , May 24, 2000 ref External links http www.cs.utexas.edu users karu papers exponential.html Fast Company article on the company http ieeexplore.ieee.org iel3 4 13972 00641683.pdf?arnumber 641683 JSSC paper on the processor http www.i ... more details
The IEEE Solid State Circuits Society is a professional society of the IEEE . Field of Interest The Field of Interest of the IEEE Solid State Circuits Society is the design, implementation and application of solid state integrated circuits. ref http ewh.ieee.org soc sscs index.php?option com content&task view&id 79&Itemid 1 IEEE Solid State Circuits Society Constitution ref History The foundation of the society was made in 1966 by establishing the IEEE Solid State Circuits Council SSCC . In January 1997 the council became the IEEE Solid State Circuits Society SSCS . ref cite web url http www.ieeeghn.org wiki index.php IEEE Solid State Circuits Society History title IEEE Solid State Circuits Society History publisher IEEE Global History Network accessdate Start date 2011 06 27 ref Publications The society publishes several publications ref http ewh.ieee.org soc sscs index.php?option com content&task view&id 8&Itemid 11 IEEE Solid State Circuits Society Publications ref , including http ewh.ieee.org soc sscs index.php?option com content&task view&id 31&Itemid 21 IEEE Journal of Solid State Circuits JSSC http ewh.ieee.org soc sscs index.php?option com content&task view&id 32&Itemid 22 IEEE Solid State Circuits Magazine http ewh.ieee.org soc sscs index.php?option com content&task view&id 33&Itemid 23 IEEE Periodicals on ICs Conferences The IEEE Solid State Circuits Society sponsors a range of international conferences on an annual basis. ref http ewh.ieee.org soc sscs index.php?option com content&task view&id 5&Itemid 8 IEEE Solid State Circuits Society Conferences ref References references External links http ewh.ieee.org soc sscs index.php?option com frontpage&Itemid 1 IEEE Solid State Circuits Society DEFAULTSORT IEEE Solid State Circuits Society Category IEEE societies de IEEE Solid State Circuit Society ... more details
Connectivity to Symbolic Cell Layout IEEE JSSC, Vol. SC 20, No. 3, June 1985, pp. 799 804 ... Shaded Graphic Applications, IEEE JSSC, Vol. 26, No. 3, March 1991, pp. 217 228. Edwards, B., A. Corry, N. Weste, and C. Greenberg, A Single Chip Video Ghost Canceller, IEEE JSSC, Vol. 28, No. 3 ... more details
Infobox Officeholder name Gibson Sanda Jalo image width 150px office1 Chief of Army Staff Nigeria term start1 April 1980 term end1 October 1981 predecessor1 Ipoola Alani Akinrinade successor1 Mohammed Inuwa Wushishi birth date 1 March 1939 birth place Demsa , Adamawa State , Nigeria death date death date and age df y 2000 1 10 1939 3 1 party Educational background Lt. General retired Gibson Sanda Jalo CFR FSS JSS 1 March 1939 10 January 2000 was Chief of Army Staff Nigeria from April 1980 until October 1981. ref name armylist cite web url http www.nigerian army.org index.php?option com content&task view&id 41&Itemid 44 title Chronicle of Command publisher The Nigerian Army accessdate 2010 06 02 ref Birth and education Jalo was born on 01 March 1939 at Demsa in Adamawa State . He attended Yola Middle School 1950 1953 and Government College Keffi 1953 1958 . He enlisted into the Infantry corps of the Royal Nigerian Military Force in 1959. He took the Regular Officers Cadet training course at the Royal West African Frontier Force Training School, Teshi in Ghana and subsequently attended MONS Officer Cadet School in Aldershot, UK. He was commissioned as Second Lieutenant as of 4 November 1960. While in service he took the Platoon Commander Tactics Course at the Nigerian Military Training College , the Joint Services Staff Course at Latner, United Kingdom, and also studied at the National Defence College, India. ref name nigarmy cite web url http www.nigerian army.org index.php?option com content&task view&id 50 title LT GEN GS JALO N 114 Rtd CFR FSS JSSC publisher Nigerian Army accessdate 2010 06 02 ref Army career Jalo s promotion history was Lieutenant 7 April 62, Captain 20 September 64, Major 10 June 67, Lt Colonel 11 May 68, Colonel 1 April 70, Brigadier General 1 October 73, Major General 1 January 76, Lt General 15 April 80. His first posting was with the 2 Brigade Transport Company, after which he became ADC to the General Officer Commanding Royal Nigerian Army. ... more details
The asynchronous array of simple processors AsAP architecture comprises a 2 D array of reduced complexity programmable processors with small memories interconnected by a reconfigurable mesh network. AsAP was developed by researchers in the VLSI Computation Laboratory VCL at the University of California, Davis and achieves high performance and energy efficiency, while using a relatively small circuit area. AsAP processors are well suited for implementation in future fabrication technologies, and are clocked in a globally asynchronous locally synchronous GALS fashion. Individual oscillators fully halt leakage only in 9 cycles when there is no work to do, and restart at full speed in less than one cycle after work is available. The chip requires no crystal oscillators, PLLs, DLLs, or any global frequency or phase related signals whatsoever. The multi processor architecture efficiently makes use of task level parallelism in many complex DSP applications, and also efficiently computes many large tasks using fine grain parallelism. Key features Image Processor.jpg thumb right 300px Block diagrams of a single AsAP processor and the 6x6 AsAP 1.0 chip AsAP uses several novel key features, of which four are Chip multi processor CMP architecture designed to achieve high performance and low power for many DSP applications. Small memories and a simple architecture in each processor to achieve high energy efficiency. Globally asynchronous locally synchronous GALS clocking simplifies the clock design, greatly increases ease of scalability, and can be used to further reduce power dissipation. Inter processor communication is performed by a nearest neighbor network to avoid long global wires and increase scalability to large arrays and in advanced fabrication technologies. Each processor can receive data from any two neighbors and send data to any combination of its four neighbors. AsAP 1 chip 36 processors Image DiePhoto.jpg thumb right 175px Die photograph of the first generation ... more details
jssc psc 1969 1970 Col. Jaafar Bin Dato Onn SMK Kesatria Mangku Negara KMN psc 1971 1972 Col. Syed ... KMN AMP PIS BE UM MEIM Eng jssc psc 1981 1983 Col. Mohamad Bin Munip SMK MIprod E AMIAME psc 1983 ... more details
Services Staff College superseded by CDSS jssc Passed Centre for Defence and Strategic Studies Course jssc Passed Single Service Staff College superseded by ACSC psc Passed Australian Command and Staff ... more details
of an Australian Joint Services Staff College JSSC , to further inter service knowledge and cooperation against an indigenous background instead of sending officers to overseas colleges the JSSC ... more details
Encyclopedia
top
