Power Architecture Image MPC5200.jpg thumb left A 400 MHz PowerPC 5000 MPC52xx MPC5200 from an EFIKA computer. The PowerPC e300 is a family of 32 bit Power Architecture microprocessor cores developed by Freescale for primary use in system on a chip SoC designs with speed ranging up to 800 MHz, thus making them ideal for embedded system embedded applications . The e300 is a superscalar RISC core with 16 16 or 32 32 kB L1 data instruction caches, a four stage Instruction pipeline pipeline with load store, system register, Branch predictor branch prediction and Arithmetic logic unit integer unit with optional double precision Floating point unit FPU . The e300 core is not compatible with the latest Power Architecture Specifications Power ISA but adheres to the earlier PowerPC specification and is completely backwards compatible with the PowerPC 600 G2 G2 and PowerPC 600 PowerPC 603e .2F 603ev PowerPC 603e cores from which it derives. The e300 core is the CPU part of several SoC processors from Freescale The MPC83xx PowerQUICC PowerQUICC II Pro PowerQUICC II Pro family of telecom and network processors. The PowerPC 5000 MPC51xx MPC51xx and PowerPC 5000 MPC52xx MPC52xx family of automotive and industrial control processors. MSC7120 GPON, optical network processor integrated Digital signal processor DSP unit. http www.freescale.com files optical networking doc fact sheet MSC7120GPONFS.pdf Category PowerPC microprocessors E300 Category Freescale microprocessors E300 de PowerPC e300 fr PowerPC e300 ... more details
The MC88100 is a microprocessor developed by Motorola that implemented 88000 instruction set architecture . Announced in 1988, the MC88100 was the first 88000 implementation. It was succeeded by the MC88110 in the early 1990s. The microprocessor was a superscalar design with multiple integer and floating point units that executed instructions Out of order execution in order . The MC88100 had separate instruction and data CPU cache cache s. These caches were implemented with the MC88200 integrated circuit , which contains a memory management unit and an amount of cache. The MC88100 requires two of these devices for each cache, and additional MC88200s could be added to increase the size of the caches. This partitioned scheme was chosen to provide system flexibility, the amount of cache could be varied depending on the price point. In practice, these additional chips required more space on the circuit board and the buses between the MC88200s and MC88100 added complexity and cost. The MC88100 contained 165,000 transistors and the MC88200 750,000 transistors. Both were fabricated by Motorola in its 1.5 m complementary metal&ndash oxide&ndash semiconductor process. The MC88100 was ultimately commercially unsuccessful. citation needed date December 2010 This was due to a number of reasons, including requirement of MC88200s, but was mostly due to Motorola being a vendor of the highly successful 68000 family. As the 68000 division viewed the 88000 as a competitor, they forced the MC88100 to be priced unacceptably high for a volume part. citation needed date December 2010 The part did find use in the high end embedded market, in Motorola s own computers, and in large computers from companies such as Data General and the Unisys S 8400 Unix Servers. References Furber, Stephen Bo 1989 . VLSI RISC Architecture and Organization . pp. 184 192. CRC Press . Motorola processors DEFAULTSORT Mc88100 Category Motorola microprocessors pl MC88100 ru MC88100 ... more details
unreferenced date October 2010 An instruction window in the field of superscalar CPU architecture is a group of Instruction computer science instructions actively processed in parallel. Also the size or maximum size of either such a group or its containing facility can be meant size being measured in number of instructions . Instructions which, in out of order execution , are put aside into a shelving buffer or are waiting in an instruction queue are not thought of being inside of an instruction window. Instruction pipeline Pipelined instructions in different states of processing are not in the same instruction window. Both concepts might be visualized as being orthogonal to each other. In more complex situations each pipeline step could be viewed as having its own instruction window, or each slot in an instruction window having its own pipeline. External links example usage http citeseerx.ist.psu.edu viewdoc download?doi 10.1.1.77.1004&rep rep1&type pdf Runahead Execution An Effective Alternative To Large Instruction Windows http citeseerx.ist.psu.edu viewdoc download?doi 10.1.1.7.9981&rep rep1&type pdf A Large, Fast Instruction Window for Tolerating Cache Misses http citeseerx.ist.psu.edu viewdoc download?doi 10.1.1.136.3049&rep rep1&type pdf Branch Prediction, Instruction Window Size, and Cache Size Performance Trade offs and Simulation Techniques http citeseerx.ist.psu.edu viewdoc download?doi 10.1.1.70.7402&rep rep1&type pdf Fetch Gating Control through Speculative Instruction Window Weighting http www.itee.uq.edu.au philip Publications Techreports 2002 Reports memory wall survey.pdf Approaches to Addressing the Memory Wall Parallel computing Category Computer architecture Category Instruction processing Category Parallel computing ... more details
The TMS320C8x C8x is a family of multimedia video processor MVP chip that was introduced in 1994 by Texas Instruments . The family includes the TMS320C80 and a scaled down version, the TMS320C82. This is one of the first single chip processors that integrated MPEG 1 encoding. The TMS320C80 includes four advanced integer digital signal processor and a RISC technology Floating point unit floating point processor that is IEEE 754 compatible. The data transfer rate is up to 1.8 Gb s for instructions and 2.4 Gb s for data. ref name hu2002 Applications of these multi core processor chips include 3D graphics and image processing, digital compression and playback of audio and video feeds, encryption and decryption in real time, and telecommunications. An MVP chip could replace several different components due to integration of multiple processors. ref name silc et al1999 In 1997, Texas Instruments released a software emulator for the TMS320C8x. ref name emulate References reflist refs ref name hu2002 cite book first Yu Hen last Hu year 2002 page 225&ndash 227 title Programmable digital signal processors architecture, programming, and applications volume 13 series Signal processing and communications publisher CRC Press isbn 0824706471 ref ref name silc et al1999 cite book author ilc, Jurij Robi , Borut Ungerer, Theo year 1999 pages 252&ndash 253 title Processor architecture from dataflow to superscalar and beyond publisher Springer isbn 3540647988 ref ref name emulate cite web title TMX320C8x Workstation Emulator Installation Guide Rev. B work TMS320C80 Multimedia Video Processor url http focus.ti.com docs prod folders print tms320c80.html accessdate 2011 03 18 ref Category Texas Instruments hardware Category Digital signal processors ... more details
ways to increase on chip parallelism with less resource requirements one is superscalar ... architecture multithreading approach exploiting thread level parallelism TLP . Superscalar means ... threads in one cycle. The processor must be superscalar to do so. Chip level multiprocessing CMP ... more details
system so there was a delay if a branch was taken nor was it originally superscalar , so it could ... of the original 29000 in 1988. It is See history a superscalar design that executed instructions ..., Jim 31 October 1994 . AMD brews up Superscalar 29K . Electronic News . Several portions of the 29050 ... more details
superscalar architecture in 1991. The first book on the subject, it was an expanded ... it just doesn t make a lot of sense. ref name slater Selected works Mike Johnson, Superscalar Microprocessor ... more details
Image MVC 002F.JPG thumb right Elbrus 3 1, taken in 1994 The Elbrus lang ru is a line of Soviet Union Soviet and Russia Russian computer systems developed by Lebedev Institute of Precision Mechanics and Computer Engineering . In 1992 a spin off company Moscow Center of SPARC Technologies MCST was created and continued development. These computers are used in the space program, nuclear weapons research, and defense systems. MCST develops microprocessors based on 2 different instruction set architecture ISA Elbrus and SPARC Elbrus 1 1973 was the fourth generation Soviet computer, developed by Vsevolod Burtsev. Implements tag based architecture and ALGOL as system language like the Burroughs large systems . A side development was an update of the 1965 BESM 6 as Elbrus 1K2. Elbrus 2 1977 was a 10 processor computer, considered the first Soviet supercomputer, with superscalar RISC processors. Re implementation of the Elbrus 1 architecture with the fast Emitter coupled logic ECL chips. Elbrus 3 1986 was a 16 processor computer developed by Boris Babaian . Differing completely from the architecture of both Elbrus 1 and Elbrus 2, it employed VLIW architecture. Elbrus 90micro 1998 2010 is a computer line based on SPARC instruction set architecture ISA microprocessors MCST R80, R150, R500, R500S and MCST 4R working at 80, 150, 500 and 1000 MHz. Elbrus 3M1 2005 is a 2 processor computer based on Elbrus 2000 microprocessor employing VLIW architecture working at 300 MHz. It is further development of the Elbrus 3 1986 . Elbrus 3S1 C 2009 is a ccNUMA 4 processor computer based on Elbrus S microprocessor working at 500 MHz. See also List of Soviet computer systems External links http www.mcst.ru Elbrus website in Russian http www.hi tech.ournet.md elbrus e2k.html Elbrus E2K http www.mcst.ru 2 3.htm Elbrus processor info russian http www.mcst.ru b 8 9.shtml Elbrus S processor info russian http www.mcst.ru mb3s.shtml 3S1 C Elbrus S based processor module ru ... more details
Power Architecture The RHPPC is a radiation hardened microprocessor processor based on PowerPC 603e technology licensed from Motorola now Freescale and manufactured by Honeywell . The RHPPC is equivalent to the commercial PowerPC 603e processor with the minor exceptions of the phase locked loop PLL and the processor version register PVR . The RHPPC processor is compatible with the PowerPC architecture Book I III , the PowerPC 603e programmers interface and is also supported by common PowerPC software tools and embedded operating systems, like VxWorks . Technical details The RHPPC processor generates 190 Million instructions per second MIPS with the Dhrystone mix with its core clock at 100 MHz i.e. the RHPPC processor completes 1.9 instructions per cycle . The RHPPC runs with a 25, 33.3, 40, or 50 MHz PowerPC 600 60x bus 60x bus clock SYSCLK which is generated based on the PCI clock. The 60x bus clock is de skewed on chip by a PLL and can also be multiplied. The RHPPC processor is a superscalar machine with five execution units system register unit, Arithmetic logic unit integer unit , load store unit, floating point unit , and branch processing unit. The dispatch unit can issue two instructions per cycle. The floating point unit has a three level deep pipeline. Out of order execution is supported through the use of shadow or rename registers. The completion unit can complete two instructions per cycle in order by copying results from the rename registers to the real registers. Independently, the branch processing unit can complete a branch each cycle. Thus, in theory, the RHPPC processor can complete three instructions per cycle. Within the RHPPC processor there is a 16 kB instruction and a 16 kB data CPU cache L1 caches that are 4 way set associative, and support write through or copy back protocol. A cache line is fixed at eight words. Fabrication process and packaging The RHPPC processor is Semiconductor fabrication fabricated with Honeywell s Silicon on Insulato ... more details
Power Architecture Titan was supposed to be a family of 32 bit Power Architecture based microprocessor cores designed by Applied Micro Circuits Corporation AMCC , but was scrapped in 2010 according to reports. ref cite web title AMCC takes another shot at multicore publisher EETimes date 2010 09 27 url http www.eetimes.com electronics news 4208848 AMCC takes another shot at multicore semiconductor accessdate 2011 07 14 ref Applied Micro chose to continue development of the PowerPC 400 core instead, on a 40 nm fabrication process. It was designed to be the foundation of embedded system embedded processors and system on a chip SoC solutions. While being high performance, reaching speeds up to 2 GHz, it would remain extremely power efficient, drawing just 2.5 W per Multi core computing core . Where there usually is a trade off between performance and power, AMCC used the Fast14 technology from Intrinsity to build an extremely efficient microprocessor design leveraging high performance combined with low power and comparably cheap bulk 90 nm CMOS manufacturing. By using nMOS logic NMOS transistors and no Latch electronics latches , the design results in a chip with fewer transistors than traditional design, thus reducing cost. The design allows for Multi core computing dual core SoC implementations consuming less than 15 W. There were plans for single, dual and quad core versions. The Titan had a new superscalar, out of order 8 9 stage core with a novel three stage CPU cache design. Small 4 4 KiB instruction and data caches at level 0 sit before the traditional 32 32 KiB L1 caches up to 1 MB L2 cache that will be shared between all cores supporting up to four . The Titan was compliant with the Power Architecture Power ISA v.2.04 Power ISA v.2.04 . Implementations APM 83290 The first implementations of the Titan core design, codenamed Gemeni . ref cite web title AMCC, TSMC put new MPU spin on IBM technology publisher EETimes date 2009 09 25 url http www.eetimes.com electr ... more details
Infobox CPU name Elbrus 2000 image image size caption produced start 2005 produced end slowest 300 fastest slow unit MHz fast unit fsb slowest fsb fastest fsb slow unit fsb fast unit size from size to 0.13 m soldby designfirm Moscow Center of SPARC Technologies MCST manuf1 TSMC core1 sock1 pack1 arch Elbrus, x86 microarch numcores 1 The Elbrus 2000 , E2K lang ru 2000 is a Russian 512 bit wide Very long instruction word VLIW microprocessor developed by Moscow Center of SPARC Technologies MCST and fabricated by TSMC . It supports 2 instruction set architecture ISA Elbrus Very long instruction word VLIW Intel x86 a complete, system level implementation with a software binary translation dynamic binary translation virtual machine, similar to Transmeta Crusoe Thanks to its unique architecture Elbrus 2000 can execute up to 23 instructions per clock so even with its modest clock speed can compete with much faster clocked superscalar microprocessors especially when running in native Very long instruction word VLIW mode. Supported operating systems Linux compiled for Elbrus instruction set architecture ISA Linux compiled for x86 instruction set architecture ISA Windows 95 Windows 2000 Windows XP Elbrus 2000 Highlights class wikitable produced 2005 process CMOS 130 nanometer 0.13 m clock rate 300 MHz peak performance 64 Bit 5.8 GIPS 32 Bit 9.5 GIPS 16 Bit 12.3 GIPS 8 Bit 22.6 GIPS data format integer 32, 64 float 32, 64, 80 cache 64 KB L1 instruction cache 64 KB L1 data cache 256 KB L2 cache data transfer rate to cache 9.6 GByte s to main memory 4.8 GByte s transistors 75.8 million connection layers 8 packing pins HFCBGA 900 chip size 31× 31× 2.5 mm voltage 1.05 3.3 V Thermal design power power consumption 6 W External links http www.youtube.com watch?v mceI07NeIt0 Video of booting Windows 2000 on Elbrus microprocessor http www.mcst.ru b 4 5.shtml Specifications of E2K at MSCT In Russian http www.mcst.ru e2k arch.shtml Architecture of E2K In Russ ... more details
Infobox CPU name MCST R1000 image MCST 4R FPGA prototype.gif image size 300px caption MCST R1000 FPGA prototype produced start TBD ref name mcst r1000 chipexpo produced end slowest 750 fastest 1 slow unit MHz fast unit GHz fsb slowest 2 fsb fastest fsb slow unit Gbps fsb fast unit size from nowrap 100 Square millimeter mm size to soldby designfirm Moscow Center of SPARC Technologies MCST manuf1 TSMC core1 sock1 pack1 FPGA arch SPARC V9 microarch numcores 4 predecessor MCST R500S application Embedded l1cache nowrap 48 Kilobyte KB l2cache nowrap 1.5 Megabyte MB The MCST R1000 lang ru R1000 is a 64 bit microprocessor developed by Moscow Center of SPARC Technologies MCST and fabricated by TSMC . ref name mcst 4r home During development this microprocessor was designated as MCST 4R . ref name mcst r1000 chipexpo MCST R1000 Highlights implements the SPARC V9 instruction set architecture ISA quad core core specifications in order, dual issue superscalar 7 stage integer Instruction pipeline pipeline 9 stage floating point Instruction pipeline pipeline Visual Instruction Set VIS extensions Multiply accumulate unit 16 KB L1 instruction cache Parity telecommunication parity protection 32 KB L1 data cache Parity telecommunication parity protection size 7.6 mm sup 2 sup shared 2MB L2 cache Error correcting code ECC protection integrated memory controller integrated ccNUMA controller 1 GHz clock rate 90 nanometer 90 nm process die size 115 mm sup 2 sup 150 million transistors power consumption 15W class left Image MCST 4R core.gif thumb MCST R1000 core Image MCST 4R pipeline.gif thumb MCST R1000 pipeline Image MCST 4R diagram.gif thumb MCST R1000 diagram Image MCST 4R ccNUMA system.gif thumb ccNUMA multiprocessor system with four MCST R1000 microprocessors References reflist refs ref name mcst r1000 chipexpo citation language Russian url http www.mcst.ru news.shtml title chapter . . . ChipExp ... more details
executing multiple instructions entirely simultaneously as in superscalar architectures. Further ... complexity but greater compiler complexity than is associated with most superscalar CPUs. Design In superscalar designs, the number of execution units is invisible to the instruction set. Each instruction encodes only one operation. For most superscalar designs, the instruction width is 32 bits ... s ALUs to run in parallel. Superscalar CPUs use hardware to decide which operations can run in parallel ... more details
Computers , in its Himalaya fault tolerant servers Description The R10000 is a four way superscalar ... 4.4 million are contained in the primary caches. ref Yeager, The R100000 Superscalar Microprocessor ... hc13 2 Mon 01sgi.pdf R18000 The Latest SGI Superscalar Microprocessor . Hot Chips Hot Chips XIII . Gwennap ... xpls abs all.jsp?arnumber 542312 200 MHz superscalar RISC microprocessor . IEEE Journal ... ece511 papers Yeager.1996.Micro.pdf The MIPS R10000 Superscalar Microprocessor . IEEE Micro ... R10000 Superscalar Microprocessor . Hot Chips Hot Chips VII . MIPS microprocessors Category MIPS implementations ... more details
superscalar core. v4e or eV4 in some documents Enhanced version of the v4, launched in 2000. Adds optional MMU , FPU , and enhanced MAC unit to the architecture. v5 Fully superscalar core. There is also ... more details
lower case mP6 This article is about the mP6 microprocessor. Other uses mP 6 disambiguation Infobox CPU name Rise mP6 image KL Rise MP6 266.jpg image size 200px caption The Rise Technology mP6 microprocessor, the 387 ball Ball grid array BGA package mounted on a 296 pin Socket 7 Pin grid array PPGA adapter. produced start 1998 produced end 1999 slowest 166 slow unit MHz fastest 250 fast unit MHz fsb slowest 83 fsb slow unit Transfer computing MT s fsb fastest 100 fsb fast unit MT s size from 0.25 m size to 0.18 m soldby Rise Technology designfirm Rise Technology manuf1 TSMC ref cite web url http alasir.com x86ref index2.html title 32 BITS SUPERSCALAR 4.26. Rise iDragon mP6 accessdate 3 November 2011 ref core1 Kirin core2 Lynx code 6441 sock1 Super Socket 7 pack1 Ball grid array BGA 387 pack2 Ceramic pin grid array CGPA 296 brand1 arch x86 IA 32 microarch 8 stage Integer computer science integer 4 stage Floating point , triple pipelined design cpuid 00000504 Kirin br 00000521 Lynx ref cite web title x86, x64 Instruction Latency, Memory Latency and CPUID dumps url http www.freeweb.hu instlatx64 date 22 October 2011 accessdate 3 November 2011 ref code numcores 1 l1cache 16 Kibibyte KiB l2cache Motherboard dependent l3cache none application predecessor successor Rise mP6 II The Rise mP6 was a Instruction pipeline superpipelined and superscalar ref name CPUWorld cite web last Shvets first Gennadiy title Rise Technology MP6 family url http www.cpu world.com CPUs MP6 work CPU World date 8 October 2011 accessdate 1 November 2011 ref microprocessor designed by Rise Technology to compete with the Intel Intel P5 Pentium line. History Rise Technology had spent 5 years developing a x86 compatible microprocessor , ref cite web title Rise mP6 url http www.cpu collection.de ?tn &l0 co&l1 Rise&l2 mP6 work CPU collection.de accessdate 1 November 2011 ref and finally introduced it in November 1998 as a low cost, low power alternative for the Super Socket 7 platform, that allowed for ... more details
of a number of firsts from Centaur, their first superscalar out of order CPU, their first 64 bit ... against a complex superscalar out of order core if supported by an efficient front end , i.e. ... more details
In computer engineering , the creation and development of the pipeline burst cache memory is an integral part in the development of the superscalar architecture. It was introduced in the mid 1990 s as a replacement for the Synchronous Burst Cache and the Asynchronous Cache and is still in use till date in computer s. It basically increases the speed of the operation of the CPU cache cache memory by minimizing the wait states and hence the processor computing speed. Implementing the techniques of Pipeline computing pipelining and Burst mode computing bursting , High performance computing high performance computing is assured. It works on the principle of Parallel computing parallelism , the very principle on which the development of superscalar architecture rests. Pipeline burst cache can be found in Dynamic random access memory DRAM controllers and chipset designs. ref cite web title Network dictionary url http www.networkdictionary.com hardware p.php ref Introduction In a processor based system, the speed of the Central processing unit processor is always more than that of the Primary storage main memory . As a result unnecessary wait states are developed when instructions or data are being fetched from the main memory. This causes a hampering of the performance of the system. A cache memory is basically developed to increase the efficiency of the system and to maximise the utilisation of the entire computational speed of the Central processing unit processor . ref cite web title How cache works url http computer.howstuffworks.com cache1.htm ref The performance of the Central processing unit processor is highly influenced by the methods employed to transfer data and instructions to and from the Central processing unit processor .The less the time needed for the transfers the better the Central processing unit processor performance. The Pipeline Burst Cache is basically a storage area for a Central processing unit processor that is designed to be read from or writte ... more details
A barrel processor is a Central processing unit CPU that switches between Thread computer science threads of execution on every Instruction cycle cycle . This CPU design technique is also known as interleaved or fine grained temporal multithreading . As opposed to simultaneous multithreading in modern superscalar architectures, it generally does not allow execution of multiple instructions in one cycle. For example, the peripheral processing system of the CDC 6000 series computers and its successors executed one Instruction computer science instruction or a portion of an instruction from each of 10 different virtual processors called peripheral processors before returning to the first processor ref name cyber http www.textfiles.com bitsavers pdf cdc cyber 60456100A cyberInstr Mar79.pdf CDC Cyber 170 Computer Systems Models 720, 730, 750, and 760 Model 176 Level B CPU Instruction Set PPU Instruction Set See page 2 44 for an illustration of the rotating barrel . ref . Also, the IP3023 processor from Ubicom executes one instruction from each of 8 different threads before returning to the first thread. The Cray XMT also uses a barrel processor Threadstorm in its architecture. Like preemptive multitasking , each thread of execution is assigned its own program counter and other hardware register s each thread s architectural state . A barrel processor can guarantee that each thread will execute 1 instruction every N cycles, unlike a preemptive multitasking machine, that typically runs one thread of execution for hundreds or thousands of cycles, while all other threads wait their turn. A technique called C slowing can take a normal single tasking processor design and automatically generate a corresponding barrel processor design. An n way barrel processor generated this way acts much like n separate multiprocessing copies of the original single tasking processor, each one running at roughly 1 n the original speed. Advantages compared to single threaded processors A single ... more details
Encyclopedia
top
