Cleanup date May 2011 Refimprove date May 2011 S Bus is a protocol based on RS485 connection Topology for intelligent buildings . S bus is the developed protocol used 64 bits to be an Asian and African Standard protocol that administered by the smart group Association, S bus Known also as the Smart BUS , SBUSPro and SmartHome BUS. Also another S Bus known as Saia Burgess Bus is a dedicated protocol for reading process data from devices provided by the Saia Burgess company. S bus protocol S bus defines ... current supply of 8 32 VDC for standard Smart bus wiring protocol Powerline networking similar to that used by X10 but more faster and stable Radio w bus RF signal Infrared Ethernet also known as S bus net or S net DMX512 DMX known as S bus DMX signal KNX standard KNX S bus KNX converter S bus ... can be controlled from any 3rd party devices, because of the open protocol of s bus, bridges and converter ... Resound Music He dong Lighting H D L Z audio http www.allhomewireless.com W bus Bechamp E kon Powerline http www.smart supplier.com Smart bus http www.Preussen automation.eu Preussen Automation Germany ... USA http www.fdlchina.com FDL stage lighting China http www.iridiummobile.net smart bus Iriduim ... as 20 training centres over the world. Wire transmission Twisted pair of data using signaling speed of 9600 bit s. flexible Bus power with 8 32 V DC, and 25 mA, Polarization critical. Can install up to 250 Devices in each bus, linking with network bridges, up to 65280 device per network, Maximum bus ... Group location?1byte S bus Products One of the strengths of the S bus protocol that s bus have full ... SMS control and Touch screen, Remote control Smar Host Gateway Power meter Patents The Smart BUS ... smart home bus Associations http www.Preussen automation.eu Preussen Automation Germany http www.commsvr.com Products OPCServer ServerOPCsbusRS.aspx OPC Server for S Bus see also OPC Home automation ... Category Stage lighting Category Automation protocol Category Smart bus Product Category Smart ... more details
The Bus may refer to TheBus public transportation operated by Cornwall Transit in Cornwall, Ontario. TheBus Honolulu public transportation in Honolulu, Hawaii. TheBus Prince George s County bus system serving Prince George s County, Maryland. The Bus Cecil County bus system serving Cecil County, Maryland. THE Bus Hernando County, Florida The Bus TV series , a reality television show format started in Netherlands . The Bus public transportation system operated by the Marble Valley Regional Transit District in Rutland County, Vermont The Bus is the nickname of the retired National Football League U.S. player Jerome Bettis . The Bus is the nickname of Rugby player Va aiga Tuigamala . The Bus is a comic strip by Paul Kirchner , originally published in Heavy Metal magazine Heavy Metal magazine. The Bus is an episode of the American television series Without A Trace . The Bus is also an episode of the American television series M A S H TV series M A S H For a general article about the bus uncapitalized as a mode of transportation, see bus . Disambig ... more details
two other uses data in computer science Data computing pp move indef Editors please keep the count mass discussion and etymology in the body, not the intro. Data IPAc en icon d e t respell DAY t , IPAc en d t respell DA t , or IPAc en d t respell DAH t are values of Qualitative data qualitative or Quantitative data quantitative variable and attribute research variable s, belonging to a set of items. Data in computing or data processing are often represented by a combination of items organized in rows and multivariate analysis multiple variables organized in columns. Data are typically the results of measurements and can be data visualisation visualised using graph data structure graph s or image s. Data as an abstract concept can be viewed as the lowest level of abstraction from which information and then knowledge are derived. Raw data , i.e., unprocessed data, refers to a collection of number s, character computing characters and is a relative term data processing commonly occurs by stages, and the processed data from one stage may be considered the raw data of the next. Field work Field data refers to raw data collected in an uncontrolled in situ environment. Experimental data refers to data generated within the context of a scientific investigation by observation and recording. The word data is the plural of datum , Grammatical gender neuter past participle ... , engineering , and so on, the terms givens and data are used interchangeably. Such usage is the origin of data as a concept in computer science or data processing data are numbers, words, images ... datum from which distances to all other data are measured. Any measurement or result is a datum , but data point is more usual, ref cite web author Matt Dye year 2001 title Writing Reports url http ... and the originally Latin plural data are used as the plural of datum in English, but data is commonly ... in day to day usage. For example, This is all the data from the experiment . This usage is inconsistent ... more details
otheruses Data disambiguation Debt, AIDS, Trade, Africa or DATA was a multinational Non governmental organization non government organization founded in January 2002 in London by U2 s Bono along with Robert Sargent Shriver III Bobby Shriver and activist s from the Jubilee 2000 Drop the Debt campaign. DATA was created for the purposes of obtaining social equality equality and justice for Africa through debt relief adjusting trade rules which burden Africa eliminating the AIDS in Africa African AIDS epidemic strengthening democracy furthering accountability by the wealthiest nations and African leaders and Transparency humanities transparency towards the people. In 2007, DATA and Bono were jointly awarded the National Constitution Center s 2007 Liberty Medal for their groundbreaking efforts to address the AIDS crisis and extreme poverty in Africa. Start up funds came from the Bill & Melinda Gates Foundation , financier George Soros , and technology entrepreneur Edward W. Scott . ref cite news url http www.time.com time printout 0,8816,1142270,00.html title The Constant Charmer author Josh Tyrangiel date 2005 12 19 work Time Magazine ref In 2007, DATA and the ONE Campaign decided to join forces, and in January 2008, they formally merged under the name ONE. ref cite news url http www.reuters.com article idUSN2953856520071029 title Bono s U.S. based anti poverty groups to merge author Lesley Wroughton date 2007 10 29 work Reuters ref DATA received support from the Christian rock Alternative rock bands Switchfoot and Third Day . References references External links http www.one.org ONE official site Category International nongovernmental organizations Category HIV AIDS in Africa Category Organizations founded by Bono int org stub de Debt, AIDS, Trade in Africa it DATA sv DATA f rening vi DATA ... more details
uses Bus disambiguation File Arriva T6 nearside.JPG thumb right An Arriva double decker bus , running ... bus in Chiba, Chiba Chiba , Japan . File WA Police Booze Bus.jpg thumb Police bus in Australia File School Bus.jpg thumb A school bus in Kuala Lumpur . A bus IPAc en icon b s plural buses ... news url http news.jongo.com articles 07 0315 9180 OTE4MAmXAYhbF0.html title China s longest bus unveiled in Shanghai first last publisher Jongo.com date 15 March 2007 ref The most common type of bus is the single decker bus single decker rigid bus , with larger loads carried by double decker bus es and articulated bus es, and smaller loads carried by midibus es and minibus es coach vehicle coaches are used for longer distance services. Bus manufacturing is increasingly globalisation globalised , with the same design appearing around the world. Buses may be used for Public transport bus service scheduled bus transport , Coach scheduled transport scheduled coach transport , school transport , private hire, Tour bus tourism promotional buses may be used for political campaign s and others are privately ... from the 1820s, followed by steam bus es in the 1830s, and electric trolleybus es in 1882. The first ... bus es, fuel cell bus es, electric bus es as well as ones powered by compressed natural gas or bio ... nineteenth century Bus is a clipping morphology clipped form of the Latin word Omnibus . The latter name is derived from a hatter s shop which was situated in front of one of the first bus stations ... School Buses.jpg thumb Another type of school bus Types File Stagecoach in Newcastle bus 19442 ... in Newcastle, England Formats include single decker bus , double decker bus both usually with a rigid bus rigid chassis and articulated bus or bendy bus the prevalence of which varies from country to country. Bi articulated bus es are also manufactured, and passenger carrying trailers either towed behind a rigid bus a Trailer vehicle bus trailer , or hauled as a trailer by a truck a trailer bus . Smaller ... more details
cleanup linkrot date August 2011 Infobox single See Wikipedia WikiProject Songs Name A Bus for a Bus in the Bus Cover Caption Artist Cardiacs Cardiac Arrest from Album A side B side Released 1979 Format 7 Recorded 09 00 18 00, 25th July 1979 Elephant Studio Genre Pronk Length 8 34 Label Tortch Records Writer Producer Tim Smith Certification Last single This single A Bus for a Bus on the Bus br 7 br 1979 Next single Seaside Treats br 12 br 1984 Misc A Bus for a Bus on the Bus is the only 7 single by Cardiac Arrest, who later became Cardiacs . Until the release of The Special Garage Concerts Vol II , none of the tracks on the 7 had been reproduced anywhere else. The single was supposed to contain four tracks and not three, but the limited space on the 7 format prevented it. The fourth track was to be Keep Your Dead Mice with You , ref http www.cardiacs.org cardiacarrest.htm The Cardiacs Museum ref ref http www.cardiacs.com testimonials testimonials 71 75 Peter Tagg s Testimonial ref which was later re recorded as Dead Mouse on the Toy World album. The single is one of the rarest Cardiac Arrest Cardiacs items. Recording According to Pugh, Jim Smith broke the E string on his bass during recording. TEE HEE Before recording Cade bought some children s items from a newsagent and brought them to the session. Smith proceeded to give each member a different item and conducted them like an orchestra to make noises on A Cake for Bertie s Party during the middle section. During the recording of Keep Your Dead Mice With You , which was at the end of the session, Smith and Pugh tried to put together a vocal harmony but it was not finished. The songs were mixed at the end of the session and 1000 copies were pressed. Track listing A Bus for a Bus on the Bus A Cake for Bertie s Party Food on the Wall Lineup Philip Pilf Tim Smith Guitar and Vocals Patty Pilf Jim Smith Bass Peter Boker Michael ... Ralph Cade Saxophone and Musical Triangle Triangle References Reflist DEFAULTSORT Bus for a Bus on the Bus ... more details
product log storm 40.html digital data logger ref . Some key differentiator between bus and logic analyzers are 1. Cost Logic analyzers usually carry higher prices than bus analyzers. The converse of this fact is that a logic analyzer can be used with a variety of bus architectures, whereas a bus analyzer is only good with one architecture. 2. Targeted Capabilities and Preformatting of data A bus analyzer can be designed to provide very specific context for data coming in from the bus. Analyzers for serial buses like USB for example take serial data that arrives as a serial stream of binary ...unreferenced date April 2009 Image Busanalyzer.jpg right 200px thumb A typical bus analyzer this one has an adaptor pod to allow it to interface to Serial ATA devices. A bus analyzer is a computer bus ... driver s for a specific bus, for diagnosing bus or device failures, or reverse engineering . A bus ... and serial bus architectures. It differs from packet analyzers which analyze traffic running across non bus based mediums such as Ethernet networks and wireless LAN s or Personal area network PAN s. The bus analyzer monitors the bus traffic and decodes and displays the data. It is essentially a logic analyzer with some additional knowledge of the underlying bus traffic characteristics. One of the key differences between a bus analyzer and a logic analyzer is notably its ability to filter and extract only relevant traffic that occurs on the analyzed bus. Some advanced logic analyzers present data storage qualification options that also allow to filter bus traffic, enabling bus analyzer like features ref In such a case, it is also sometimes referred to as digital bus logger . This is a kind if data logger that implements a sampling mechanism and a filtering mechanism to extract the traffic ... complete and most targeted capabilities for a single bus architecture may be best served with a bus ... that is less costly than several different bus analyzers and enables them to learn a single ... more details
Deleted image removed File Dimensia control.JPG thumb right 200px Control bus of an RCA Dimensia A control bus is part of a computer bus , used by central processing unit CPU s for communicating with other devices within the computer. While the address bus carries the information on which device the CPU is communicating with and the databus carries the actual data being processed, the control bus carries commands from the CPU and returns status signals from the devices, for example if the data is being read or written to the device the appropriate line read or write will be active logic zero . Lines The number and type of lines in a control bus varies but there are basic lines common to all microprocessors, such as Read math overline R math . A single line that when active logic zero indicates the device is being read by the CPU. As opposed to a write operation where data goes from the CPU to memory or an i o device . Perform a hard reboot . External links http www.webopedia.com TERM C control bus.html Definition by Webopedia. http webster.cs.ucr.edu AoA Windows HTML SystemOrganization.html Computer system organization at the University of California, Riverside . Computer bus compu hardware stub Category computer buses es Bus de control fr Bus de contr le id Bus kontrol nl Besturingsbus pl Szyna steruj ca ru ... more details
Unreferenced date December 2009 In computer science , a local bus is a computer bus that connects directly, or almost directly, from the Central processing unit CPU to one or more slots on the expansion bus . The significance of direct connection to the CPU is avoiding the bottleneck engineering bottleneck created by the expansion bus, thus providing fast throughput . There are several local buses built into various types of computers to increase the speed of data transfer. Local buses for expanded memory and video boards are the most common. VESA Local Bus is an example of a local bus design. Although VL Bus was later succeeded by Accelerated Graphics Port AGP , it is not correct to categorize AGP as a local bus. Whereas VL Bus operated on the CPU s memory bus at the CPU s clock speed, an AGP peripheral runs at specified clock speeds that run independently of the CPU clock usually using a divider of the CPU clock . DEFAULTSORT Local Bus Compu hardware stub Category Computer buses ko ... more details
A TDM bus is one application of the principle of time division multiplexing . In a TDM Bus, data or information arriving from an input line is put onto specific timeslots on a high speed bus , where a recipient would listen to the bus and pick out only the signals for a certain timeslot. It resembles the TDM carried out in synchronous optical networking , but the TDM Bus term is more commonly used when the bus is inside a single unit like a telecommunications switch or a PC. A specification for putting a TDM bus on Peripheral Component Interconnect PCI hardware has been published as H.100 H.110 by the Enterprise Computer Telephony Forum ECTF . ref http www.linktionary.com h h100.html Linktionary listing based on the Encyclopedia of Networking and Telecommunications , last accessed 2007 02 04 ref These are not related to the ITU T recommendations with the same identifiers. References references Category Telephony ... more details
Introduction to Networked Data Acquisition publisher IRIG ref . The packetizer bus monitor captures ...Orphan date March 2011 cleanup date July 2011 Bus monitoring is a term used in Flight Test when capturing data from avionics buses and networks in data acquisition telemetry systems. Commonly monitored ... Cross Channel Data Link CCDL Motor Controller Data Link MCDL Ethernet Fibre Channel IEEE 1394 interface ... EIA 485 RS 485 STANAG 3910 Time Triggered Protocol TTP Typically a bus monitor must listen only on the bus and intercept a copy of the messages on the bus. In general a bus monitor never transmits on the monitored bus. Once the bus monitor has intercepted a message, the message is made available to the rest of the data acquisition system for subsequent recording and or analysis ref cite web url ... of bus monitor Parser bus monitor Snarfer bus monitor Packetizer bus monitor Parser bus monitor Parser bus monitoring is also known as coherent monitoring or IRIG 106 Chapter 4 monitoring ref cite ... bus monitors are suited to applications where the bus is highly active and only a few specific parameters of interest must be extracted. The parser bus monitor uses protocol tracking to identify and classify messages on the bus. From the identified messages of interest, specific parameters can ... and skipped indicators. Optionally time tags can be added to each parsed message. Snarfer bus monitor Snarfer bus monitoring is also known as FIFO or IRIG 106 Chapter 8 monitoring ref cite web ... bus monitors are suited to applications where all messages and traffic on the bus must be captured for processing, analysis, and recording. A snarfer bus monitor captures all messages on the bus ... STD 1553 buses , and puts them into a FIFO. Packetizer bus monitor Packetizer bus monitors are designed for networked data acquisition systems where the acquired data from the avionics buses is captured ... Data Acquisition publisher Aerospace Testing ref ref cite web url http www.acracontrol.com sites default ... more details
as well as do the data logging and computations required. ref The STD Bus and other microcomputer ... DataBus 8 D7 In Out DataBus 9 D2 In Out DataBus 10 D6 In Out DataBus 11 D1 In Out DataBus 12 D5 In Out DataBus 13 D0 In Out DataBus 14 D4 In Out DataBus 15 A7 Out Address Bus 16 A15 Out Address Bus 17 A6 Out Address Bus 18 A14 Out Address Bus 19 A5 Out Address Bus 20 A13 Out Address Bus 21 A4 Out Address Bus 22 A12 Out Address Bus 23 A3 Out Address Bus 24 A11 Out Address Bus 25 A2 Out Address Bus 26 A10 Out Address Bus 27 A1 Out Address Bus 28 A9 Out Address Bus 29 A0 Out Address Bus 30 A8 Out Address Bus 31 WR Out Write to Memory or I O 32 RD Out Read to Memory or I O 33 IORQ Out I O ...Wikify date January 2012 STD Bus is a computer bus popular with industrial control applications but has also been used in computing applications. The STD Bus has been called STD 80 as well this has created a popular confusion that the bus contains 80 pins however, it refers to its bus being related to the Zilog Z80 series processors in practical use. The STD Bus stands for Simple to Design , not Standard , which is also another common confusion. General Description The STD Bus uses 6.5 by 4.5 cards ... connector. The STD bus, although suffering a decline in use, as evident from the over 100 manufacturers ... and in industrial applications. One application which made a STD bus system more adaptable the then current ... in Fairborn Ohio. ref STD Bus Configuration The STD Bus has a card edge connector of 56 pins. The pin configuration is as follows Flow is relative using a STD Bus Processor Card . ref Prolog 7801 ... 40 STATUS 0 Out CPU Status 41 BUSAK Out Bus Acknowledge 42 BUSRQ In Bus Request 43 INTAK Out Interrupt ... bus. This is accomplished by the addition of pins between the normal pins that do not connect ... the ability to run legacy cards used for specific applications on the same bus without having to upgrade ... std Controlled STD Bus Controlled Systems Computer bus Category Computer buses ... more details
Empty rowspan 3 Media br layers Packet 3. Network layer Network Optional Frame 2. Data link layer Data link IEC 870 Bit 1. Physical layer Physical M Bus See also portal Energy Automatic meter reading ...dablink For similarly named bus technologies, see MBus disambiguation . Unreferenced date March 2008 M Bus Meter Bus is a European Committee for Standardization European standard EN 13757 2 physical and link ... s. M Bus is also usable for other types of consumption meters. The M Bus interface is made for communication on two wire, making it very cost effective. A radio variant of MBus Wireless M Bus is also specified in EN 13757 4. The M Bus was developed to fill the need for a system for the networking .... This bus fulfills the special requirements of remotely powered or battery driven systems, including consumer utility meters. When interrogated, the meters deliver the data they have collected ... meters of a building. An alternative method of collecting data centrally is to transmit meter readings via a modem . Other applications for the M Bus such as alarm systems, flexible illumination installations, heating control, etc. are suitable. Relation to the OSI Model Since no bus system was available for the requirements of meter reading, the M Bus was developed by Professor Dr. Horst Ziegler ... which could utilize almost any desired protocol. Since the M Bus is not a network, and therefore ... are empty. Therefore only the physical, the data link, the network and the application layer are provided with functions. class wikitable colspan 4 OSI Model Data unit Layer style width 9em Standard rowspan 4 Host br layers rowspan 3 Data 7. Application layer Application EN1434 3 6. Presentation ... control References http www.m bus.com M Bus Standard http www.commsvr.com Products OPCServer MBUSOPCServer.aspx OPC Server for M BUS http www.marcomweb.it busdicampo Meterbus.aspx Solutions for M BUS http www.freescada.com libmbus FreeSCADA libmbus An Open Source M bus library written in C. http ... more details
Bus contention , in computer design , is an undesirable state of the computer busbus in which more than one device on the bus attempts to place values on the bus at the same time. Most bus architectures require their devices follow an arbitration protocol carefully designed to make the likelihood of contention negligible. ref citation title Structured Computer Organization first Andrew last Tanenbaum author link Andrew Tanenbaum publisher Prentice Hall pages 121 124 year 1990 edition 3rd isbn 0 13 852872 1 . ref However, when devices on the bus have logic errors, manufacturing defects or are driven beyond their design speeds, arbitration may break down and contention may result. Contention may also arise on systems which have a programmable memory mapping and when illegal values are written to the hardware register registers controlling the mapping. Contention can lead to erroneous operation, and in unusual cases, damage to the hardware&mdash such as fusing of the bus wiring. Bus contention is sometimes countered by buffering the output of memory mapped devices. However, it has been noted that high impedance from one device will still interfere with the bus values of other devices. Currently, no standard solution exists for databus contention between memory devices, such as EEPROM and SRAM. References reflist Computer bus Comp sci stub Category Computer buses ... more details
in using the network to transmit. pages 395 ref data. The Ethernet bus topology works like a big telephone Party line telephony party line before any device can send a packet, devices on the bus must ... PCs on a bus network share a common wire, which also means they share the data transfer capacity of that wire ...about a type of computer network networks of bus routes in and between cities public transport bus service Refimprove date March 2009 cleanup date May 2011 File BusNetwork.svg thumb Bus network layout A bus network topology is a computer network network architecture in which a set of Client computing clients are connected via a shared communications line, called a computer busbus . There are several common instances of the bus architecture, including one in the PC motherboard motherboard of most computers, and those in some versions of Ethernet networks. How it works Bus networks are the simplest ... time on the same bus. Thus systems which use bus network architectures normally have some scheme of collision handling or collision avoidance for communication on the bus, quite often using Carrier Sense Multiple Access or the presence of a bus master which controls access to the shared bus resource. A true bus network is passive dn date November 2011 &ndash a host computer has one or two LANCARD in bus topology for connect the network. the computers on the bus simply listen for a signal they are not responsible ... as a bus , as they provide the same logical functions as a passive bus for example, switched ..., the hardware may be abstracted away completely in the case of a software bus . With the dominance of switched Ethernet over passive Ethernet, passive bus networks are uncommon in wired networks. However, almost all current wireless network s can be viewed as examples of passive bus networks, with radio propagation serving as the shared passive medium. The bus topology makes the addition of new .... Bus network topology uses a broadcast channel which means that all attached stations can ... more details
Software Bus , is a programming interface ref name SBUS 00 cite web url http www.ece.uci.edu jhahn research Bus.htm publisher ece.uci.edu title Overview of Bus Architectures date accessdate April 15, 2012 ref that allows software module s to transfer data to each other. Although bus is traditionally a hardware Technical term term for an Interconnection interconnecting Control flow pathway , it is occasionally used in software , when the focus is on internal transfer computing transfer of large amounts of data from one process computing process to another ref name SBUS 01 cite web url http computer.yourdictionary.com software bus title Software Bus Definition date accessdate April 15, 2012 ref . See also Interface computing Enterprise service bus References reflist External links Category Software Category Software stubs Software stub ... more details
DDR On PA 8500, PA 8600 and PA 8700, the bus operates in DDR double data rate mode, resulting in a peak ...The Runway bus is a front side bus developed by Hewlett Packard for use by its PA RISC microprocessor family. The Runway bus is a 64 bit wide, split transaction, time division multiplexing time multiplexed address and databus running at 120 MHz. This scheme was chosen by HP as they determined that a bus using separate address and data wires would have only delivered 20 more bandwidth for a 50 increase in pin count, which would have made microprocessors using the bus more expensive. The Runway bus was introduced with the release of the PA 7200 and was subsequently used by the PA 8000 , PA 8200 , PA 8500 , PA 8600 and PA 8700 microprocessors. Early implementations of the bus used in the PA 7200, PA 8000 and PA 8200 had a theoretical bandwidth of 960 MB s. Beginning with the PA 8500, the Runway bus was revised to transmit on both rising and falling edges of a 125 MHz clock signal, which increased its theoretical bandwidth to 2 GB s. The Runway bus was succeeded with the introduction of the PA 8800, which used the Itanium 2 bus. Bus features ref http www.openpa.net bus.html ref 64 bit multiplexed address data 20 bus protocol signals Supports cache coherency Three frequency options 1.0, 0.75 and 0.67 of CPU clock 0.50 apparently was later added Parity protection on address data and control signal Each attached device contains its own arbitrator logic Split transactions, up to six transactions can be pending at once Snooping cache coherency protocol 1 4 processors glueless multi processing ... bus to connect the central processing unit CPU s directly to the IOMMU Astro, U2 Uturn or Java and memory ... bus to the Merced bus that connects to the IOMMU and primary storage memory . References cite journal ... Performance, Low Cost Multiprocessor Bus for Workstations and Midrange Servers journal Hewlett Packard ... 8500 s 1.5M Cache Aids Performance . Microprocessor Report . reflist Computer bus Category Hewlett ... more details
Multiple issues wikify March 2012 confusing June 2009 Bus coupler is a device which is used to switch from one Busbar bus to the other without any interruption in power supply and without creating hazardous arcs. It is achieved with the help of circuit breaker and isolator s. Characteristics MIL STD 1553B specifies the transformer characteristics and turns ratio of 1.4 1 with the higher turns on the isolation resistor side of the stub. They MIL STD 1553B also specifies the isolation resistors that are placed in series with each connection to the bus. Normally bus couplers are available with 1.4 1 transformer ratios and 59 ohm 2 watt 1 resistor s. For special applications, couplers can be supplied with different transform ratios e.g., 1 1 and other Resistance electricity resistance values e.g., 54.9 ohms . Bus coupler configurations are available as non terminated or internally terminated. If two or more non terminated couplers are used on a bus, then the couplers at each end of the bus must be terminated externally with 78 ohm terminator s on the unused bus connections of the end couplers. Alternately, internally single terminated couplers with or without the non functional bus connectors can be supplied. Even if only one non terminated coupler acts as the bus because all devices bus controller, remote terminals, etc. are connected to the coupler s stubs, the external bus connections of the coupler must be terminated. A dual terminated coupler with or without non functional bus connectors can be employed where the coupler acts as the bus without other couplers. RFI dust cap s with or without safety chains are recommended for all unused stub ports. Databus couplers are readily available in 2 through 8 stubs and in various sizes and shapes of boxes and slim inline models. Also a variety of connector s are offered with couplers. External links http www.mil 1553.com Excalibur08 Templates showpage.asp?DBID 1&TMID 84&FID 441 How to use Bus Couplers Tutorial video from Excalibur ... more details
An expansion bus is made up of electronic pathways which move information between the internal hardware of a computer system including the Central processing unit CPU and Random access memory RAM and peripheral devices. It is a collection of wires and Protocol computing protocols that allows for the expansion of a computer. http www.webopedia.com TERM E expansion bus.html History The first kit built microcomputers used a bus design called the S 100 bus for the number of pins on the connector. Many of these computers were passive backplane designs. Historically, IBM PC compatible personal computers have used an expansion bus called the Industry Standard Architecture ISA bus . ISA was supplanted by the PCI bus , which was in turn supplanted by the PCI Express . For graphics cards, AGP replaced PCI and then migrated to PCI express as well. There has been some talk of a new form factor for graphics cards that resembles a CPU socket. Users of the ISA bus had to have in depth knowledge of the hardware they were adding to properly connect the devices. However, the PCI bus made it much simpler, allowing for ease in assembly. Personal computer architectures other than the PC used their own buses the Apple Macintosh used NuBus before switching to PCI and the Amiga used Zorro II and ISA. Both Zorro II and NuBus were plug and play , requiring no hardware configuration by the user. Originally, the computer controlled the transfer of data, its efforts included interpreting, receiving, and sending out the data. Later on, a bus mastering device was created. It essentially has the capability of controlling its own transfer of data to another device, allowing the computer to focus on other tasks. In essence this device freed up the computer, allowing for more efficiency. http www.pccomputernotes.com system bus bus02.htm References Management Information Systems for the Information Age, pg 262 See also Bus computing Expansion card List of computer bus interfaces DEFAULTSORT Expansion Bus ... more details
Bus encryption is the use of Encryption encrypted program instructions on a dataBus computing bus in a computer that includes a secure cryptoprocessor for executing the encrypted instructions. Bus encryption is used primarily in electronic systems that require high security, such as Automated teller machine s, TV set top box es, and secure data communication devices such as digital police radios. Bus encryption can also mean encrypted data transmission on a databus from one processor to another processor. For example from the CPU to a GPU, which does not require input of encrypted instructions. Such bus encryption is used by the Microsoft operating system Windows Vista Vista to protect certificates, BIOS, passwords, and program authenticity. PVP UAB Protected Video Path provides bus encryption of premium video content in PCs as it passes over the PCIe bus to graphics cards ref http technet2.microsoft.com WindowsVista en library ba1a3800 ce29 4f09 89ef 65bce923cdb51033.mspx?mfr true Encryption in Microsoft Windows Vista ref to enforce Digital rights management . The need for bus encryption arises when countless technicians have access to internal circuitry of electronic systems, either because they service and repair such systems, stock spare components for the systems, own the system, steal the system, or find a lost or abandoned system, under battlefield conditions for example ... on a databus or during data transmission, but also to prevent discovery of decrypted instructions ... remain secure on data buses and during execution to prevent manufacture of unauthorized cable TV boxes. This can be accomplished by secure cryptoprocessors that read encrypted instructions on the databus from external data memory, decrypt the instructions in the cryptoprocessor, and execute the instructions ..., et al., Hardware Engines for Bus Encryption A Survey, 2005. http hal.archives ouvertes.fr docs ... 4278837 4,278,837 , July 14, 1981 DEFAULTSORT Bus Encryption Category Cryptography ... more details
the full bus width a Word data type word at once. In these instances the least significant bits of the address bus may not even be implemented it is instead the responsibility of the controlling device ...Unreferenced date June 2009 An address bus is a computer bus a series of lines connecting two or more devices that is used to specify a physical address . When a central processing unit processor or direct memory access DMA enabled device needs to read or write to a memory location, it specifies that memory location on the address bus the value to be read or written is sent on the databus . The width of the address bus determines the amount of memory a system can address. For example, a system with a 32 bit address bus can address 2 sup 32 sup 4,294,967,296 memory locations. If each memory address holds one byte, the addressable memory space is 4 GB. Implementation Early processors used a wire for each bit of the address width. For example, a 16 bit address bus had 16 physical wires making up the bus. As the buses became wider, this approach became expensive in terms of the number of chip pins and board traces. Beginning with the Mostek 4096 DRAM, multiplexed addressing became common. In a multiplexed address scheme, the address is sent in two equal parts. This halves the number of address bus signals required to connect to the memory. For example a 32 bit address bus can be implemented by using 16 wires and sending the first half of the memory address, immediately followed by the second ..., with the VESA Local Bus which lacks the two least significant bits, limiting this bus to Data structure alignment aligned 32 bit transfers. Historically, there were also some examples of computers which were only able to address words. See also Memory address Computer bus Category Computer buses Address bus bg de Bus Datenverarbeitung Adressbus et Aadressisiin es Bus de direcciones eu Helbide bus fr Bus d adresse ko nl Adresbus ja mhr pl Szyna ... more details
File Communications satellite bus.png thumb Communications satellite bus and payload module right A satellite bus or spacecraft bus is the general model on which multiple production satellite spacecraft are often based. The bus is the infrastructure of a spacecraft, usually providing locations for the Payload air and space craft payload typically space experiments or instruments . They are most commonly Citation needed date February 2011 used for geosynchronous orbit geosynchronous satellites, particularly communications satellites , but are also used in spacecraft which occupy lower orbits, occasionally including low earth orbit missions. A bus derived satellite would be used as opposed to a one off, or specially produced satellite, such as Prospero X 3 . Bus derived satellites are usually customised to customer requirements, for example with specialised sensors or Transponder Satellite communications transponders , in order to achieve a specific mission. Citation needed date February 2011 Examples Some more notable satellite bus examples include Citation needed date February 2011 Eurostar spacecraft Astrium s Eurostar Spacebus Boeing 702 STAR Bus Loral 1300 Lockheed Martin Space Systems A2100 Components A bus typically consists of the following subsystems Citation needed date February 2011 On Board Data Handling Command and Data Handling C&DH System Satellite Communication payload Communications system and Antenna radio antenna s Spacecraft Power Electrical Power System EPS Spacecraft Propulsion Propulsion Spacecraft Thermal control Thermal control Attitude control system Attitude Control System ACS Guidance, Navigation and Control GNC System Spacecraft Structures Structures and trusses Spacecraft Life support Life support for Human spaceflight crewed missions . See also ... Bus http www.spitzer.caltech.edu technology bus.shtml Spitzer s Spacecraft Bus DEFAULTSORT Satellite Bus Category Satellites Category Satellite platforms spacecraft stub de Satellitenbus es Sat lite ... more details
data interchange standard, defines how transport transport systems, including bus stops should be described ...other uses File Seoul bus stop.jpg thumb 200px Bus stop at Seoul Eunpyeong gu File Bus Stops 2 curitiba brasil.jpg thumb 200px Bus shelter for the Rede Integrada de Transporte RIT system in Curitiba, Brasil A bus stop is a designated place where Public transport bus service buses stop for passengers to board or leave a bus. These are normally positioned on the highway and are distinct from off highway facilities such as bus station s. The construction of bus stops tends to reflect the level of usage ... and customary stops have no specific infrastructure being known by their description. Bus stops ... Scheduled stops, at which the bus should stop irrespective of demand Request stop Bus transport ... timetable . In dense urban areas where bus volumes are high, skip stop s are sometimes used to increase efficiency and reduce delays at bus stops. Fare stages may also be defined by the location ... bus stop was in Bishops Stortford and was believed to be constructed in 1890, this linked Bishops Stortford to the town of Colchester. Citation needed date January 2012 Construction Bus stop infrastructure ... minimum is a pole mounted flag with suitable name symbol. Bus stop shelters may have a full or partial ... or brick built. The construction may include small inbuilt seats. The construction may feature bus advertising ... bench , lighting and a dustbin garbage receptacle . Individual bus stops may simply be placed on the sidewalk next to the roadway, although they can also be placed to facilitate use of a bus rapid transit busway . More complex installations can include construction of a bus turnout or a bus bulb , for traffic management reasons, although use of a bus lane can make these unnecessary. Several bus stops ... row along the street, or in parallel or diagonal rows of multiple stops. Groups of bus stops may ..., outside groupings of bus stops can be classed as a rudimentary bus station . Convention is usually ... more details
wires, or serial bus es, which carry data in bit serial form. The addition of extra power and control ... overall data rates than a parallel bus, despite having fewer electrical connections, because ... unit CPU . Memory and other devices would be added to the bus using the same address and data ...Image PCIExpress.jpg right 250px thumb 4 PCI Express bus card slots from top to bottom x4, x16, x1 and x16 , compared to a 32 bit conventional PCI bus card slot very bottom In computer architecture , a bus is a subsystem that transfers data between components inside a computer , or between computers ... electrical bus. Modern computer buses can use both parallel communication parallel and bit serial ... daisy chain topology, or connected by switched hubs, as in the case of Universal Serial Bus ... processing unit CPU to process data, main memory to hold the data to be processed, and a variety of peripherals to communicate that data with the outside world. An early computer might use a hand ... and writing data. In a modern system we might find an AMD Opteron CPU, DDR3 SDRAM for memory, a hard drive for offline data, a graphics card and LCD display as a display system, a computer mouse mouse ... . In both examples, computer buses of one form or another move data between all of these devices ... the data stored at that location. In most cases, the CPU and memory share signalling characteristics and operate in Synchronization computer science synchrony . The bus connecting the CPU and memory is one of the defining characteristics of the system, and often referred to simply as the system bus ... in the form of expansion card s directly to the system bus. This is commonly accomplished through some sort of standardized electrical connector, several of these forming the expansion bus or local bus . However, as the performance differences between the CPU and peripherals varies widely, some ... the data directly in memory, a concept known as direct memory access . Most modern systems combine both ... more details
context date March 2011 Data Mule is an evocative term for a vehicle that physically carries a computer with storage between remote locations to effectively create a data communication link. A data mule is a special case of Sneakernet , where the data is automatically loaded and unloaded when the data mule arrives at its terminal locations. Disruption Tolerant Networking DTN can use data mules to exchange data among computers that do not have access to the TCP IP based Internet . Data mules have been used to offer internet connectivity to remote villages. ref Alex Sandy Pentland, Richard Fletcher, Amir Hasson, DakNet Rethinking Connectivity in Developing Nations, IEEE Computer, vol. 37, no. 1, pp. 78 83, Jan. 2004 http doi.ieeecomputersociety.org 10.1109 MC.2004.1260729 ref Computers with a disk and wifi link are attached to buses on a bus route between villages. As a bus stops at the village to pick up passengers and cargo, the DTN router on the bus communicates with a DTN router in the bus station over Wi Fi . Email is down loaded to the village and up loaded for transport to the Internet or to other villages along the bus route. Data mules are a cost effective mechanism for rural connectivity because they use inexpensive commodity hardware, can be quickly installed, and can be piggy backed on existing transportation infrastructure. ref Eric Brewer, et. al. The Case for Technology in Developing Regions, IEEE Computer, vol. 38, no. 6, pp. 25 38, June 2005, http doi.ieeecomputersociety.org 10.1109 MC.2005.204 ref Despite potentially long delays for receiving data, surprisingly large bandwidths can be achieved. For example, delivering a 1TB disk once per day has an effective bandwidth of 100Mbit s. The term data mule was originally coined as the acronym Data MULE. Mobile Ubiquitous LAN Extension ref Rahul C. Shah, Rahul C. Shah, Rahul C. Shah, Waylon Brunette, Data MULEs Modeling a Three tier Architecture for Sparse Sensor Networks Intel Research Tech Report IRS TR 03 ... more details
Encyclopedia
top
